Lukáš Sekanina
Skip Abstract Section
Abstract
A virtual reconfigurable circuit (VRC) is a domain-specific reconfigurable device developed using an ordinary FPGA in order to easily implement evolvable hardware applications. While a fast partial runtime reconfiguration and application-specific programmable elements represent the main advantages of VRC, the main disadvantage of the VRC is the area consumed. This study describes experiments conducted to estimate how the use of VRC influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not as sensitive to faults as their area-demanding implementations might suggest. An evolutionary algorithm is utilized to design fault tolerant circuits as well as to perform an automatic functional recovery when faults are detected in the configuration memory of the FPGA. All the experiments are performed on models of reconfigurable devices.
- Alderighi, M., Candelori, A., Casini, F., D'Angelo, S., Mancini, M., Paccagnella, A., Pastore, S., and Sechi, G. R. 2005. Heavy ion effects on configuration logic of virtex FPGAs. In Proceedings of the 11th IEEE International OnLine Testing Symposium. Saint Raphael, France. IEEE Computer Society, 49--53. Google Scholar
Digital Library
- Bernardi, P., Reorda, M. S., Sterpone, L., and Violante, M. 2004. On the evaluation of seu sensitiveness in sram-based FPGAs. In Proceedings of the 10th IEEE International OnLine Testing Symposium. Madeira Island, Portugal. IEEE Computer Society, 115--120. Google ScholarDigital Library
- Bradley, D., Ortega-Sanchez, C., and Tyrrell, A. M. 2000. Embryonics + immunotronics: A bio-inspired approach to fault tolerance. In Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware. Palo, Alto, CA. IEEE Computer Society, 215--224. Google ScholarDigital Library
- Carmichael, C., Caffrey, M., and Salazar, A. 2000. Correcting single-event upsets through virtex partial configuration. Xilinx Application Note XAPP 216.Google Scholar
- Garvie, M. and Thompson, A. 2003. Evolution of self-diagnosing hardware. In Proceedings of the 6th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 2606. Springer-Verlag, Berlin, Germany, 238--248. Google ScholarDigital Library
- Glette, K. and Torresen, J. 2005. A flexible on-chip evolution system implemented on a Xilinx Virtex-ii pro device. In Proceedings of the 6th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 3637. Springer-Verlag, Berlin, Germany, 66--75. Google ScholarDigital Library
- Gwaltney, D. and Dutton, K. 2005. A VHDL core for intrinsic evolution of discrete time filters with signal feedback. In Proceedings of the NASA/DoD Conference on Evolvable Hardware. Washington D.C. IEEE Computer Society, 43--50. Google ScholarDigital Library
- Hartmann, M. and Haddow, P. C. 2004. Evolution of fault-tolerant and noise-robust digital designs. IEE Proceedings---Computers and Digital Techniques 151, 4, 287--294.Google ScholarCross Ref
- Higuchi, T., Niwa, T., Tanaka, T., Iba, H., de Garis, H., and Furuya, T. 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine. In Proceedings of the 2nd International Conference on From Animals to Animats 2: Simulation of Adaptive Behavior. Honolulu, HA. MIT Press, 417--424. Google ScholarDigital Library
- Korenek, J. and Sekanina, L. 2005. Intrinsic evolution of sorting networks: A novel complete hardware implementation for FPGAs. In Proceedings of the 6th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 3637. Springer-Verlag, Berlin, Germany, 46--55. Google ScholarDigital Library
- Koza, J. R., Bennett, F. H., Andre, D., and Keane, M. A. 1999. Genetic Programming III: Darwinian Invention and Problem Solving. Morgan Kaufmann, San Francisco, CA. Google ScholarDigital Library
- Lohn, J. D., Larchev, G. V., and DeMara, R. F. 2003. A genetic representation for evolutionary fault recovery in virtex FPGAs. In Proceedings of the 5th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 2606. Springer-Verlag, Berlin, Germany, 47--56. Google ScholarDigital Library
- Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Towards robust integrated circuits: The embryonics approach. Proceedings of IEEE 88, 4, 516--541.Google ScholarCross Ref
- Martinek, T. and Sekanina, L. 2005. An evolvable image filter: Experimental evaluation of a complete hardware implementation in FPGA. In Proceedings of the 6th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 3637. Springer-Verlag, Berlin, Germany, 76--85. Google ScholarDigital Library
- Masner, J., Cavalieri, J., Frenzel, J. F., and Foster, J. A. 2000. Size versus robustness in evolved sorting networks: Is bigger better? In Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware. Palo Alto, CA. IEEE Computer Society, 81--90. Google ScholarDigital Library
- Miller, J., Job, D., and Vassilev, V. 2000. Principles in the evolutionary design of digital circuits -- Part I. Genetic Programm. Evolv. Mach. 1, 1, 8--35. Google ScholarDigital Library
- Pradhan, D. 1996. Fault-Tolerant Computer System Design. Prentice Hall, Upper Saddle River, New Jersey. Google ScholarDigital Library
- qpro. 2001. Qpro Virtex 2.5v QML high-reliability FPGAs. Xilinx data sheet DS002.Google Scholar
- Salomon, R., Widiger, H., and Tockhorn, A. 2006. Rapid evolution of time-efficient packet classifiers. In Proceedings of the 2006 IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 2793--2799.Google Scholar
- Sekanina, L. 2003. Virtual reconfigurable circuits for real-world applications of evolvable hardware. In Proceedings of the 5th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 2606. Springer-Verlag, Berlin, Germany, 186--197. Google ScholarDigital Library
- Sekanina, L. 2004. Evolvable components: From Theory to Hardware Implementations. Springer-Verlag, Berlin, Germany. Google ScholarDigital Library
- Sekanina, L. 2006. On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits. In Proceedings of the Computing Frontiers Conference. ACM, 221--228. Google ScholarDigital Library
- Sekanina, L. and Friedl, S. 2004. An evolvable combinational unit for FPGAs. Comput. Informat. 23, 5, 461--486.Google Scholar
- Sekanina, L., Martinek, T., and Gajda, Z. 2006. Extrinsic and intrinsic evolution of multifunctional combinational modules. In Proceedings of the IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 9676--9683.Google Scholar
- Stoica, A., Keymeulen, D., Arslan, T., Duong, V., Zebulum, R. S., Ferguson, I., and Guo, X. 2004. Circuit self-recovery experiments in extreme environments. In Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, WA, IEEE Computer Society, 142--145.Google Scholar
- Stoica, A., Keymeulen, D., and Zebulum, R. S. 2001. Evolvable hardware solutions for extreme temperature electronics. In Proceedings of the 3rd NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society, Long Beach, CA. 93--97. Google ScholarDigital Library
- Stoica, A., Keymeulen, D., Zebulum, R. S., Thakoor, A., Daud, T., Klimeck, G., Jin, Y., Tawel, R., and Duong, V. 2000. Evolution of analog circuits on field programmable transistor arrays. In Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware. Palo Alto, CA. IEEE Computer Society, 99--108. Google ScholarDigital Library
- Thompson, A. 1998. Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution. Springer-Verlag, Berlin, Germany. Google ScholarDigital Library
- Tyrrell, A. M., Hollingworth, G., and Smith, S. 2001. Evolutionary strategies and intrinsic fault tolerance. In Proceedings of the 3rd NASA/DoD Workshop on Evolvable Hardware. Long Beach, CA. IEEE Computer Society, 98--106. Google ScholarDigital Library
- Tyrrell, A. M., Krohling, R., and Zhou, Y. 2004. A new evolutionary algorithm for the promotion of evolvable hardware. IEE Proceedings: Computers and Digital Techniques 151, 4, 267--275.Google ScholarCross Ref
- Vasicek, Z. and Sekanina, L. 2007. An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int. J. Innov. Comput. Appli. 1, 1, 63--73. Google ScholarDigital Library
- Wirthlin, M. J., Johnson, E., Rollins, N., Caffrey, M., and Graham, P. 2003. The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets. In Proceedings of the 11th IEEE Symposium on Field-Programmable Custom Computing Machines. Washington, D.C. IEEE Computer Society, 133--142. Google ScholarDigital Library
- Zebulum, R. S., Keymeulen, D., Duong, V., Guo, X., Ferguson, M. I., and Stoica, A. 2003. Experimental results in evolutionary fault-recovery for field programmable analog devices. In Proceedings of the 5th NASA/DoD Workshop on Evolvable Hardware. Chicago. IEEE Computer Society, 192--198. Google ScholarDigital Library
- Zebulum, R. S., Stoica, A., Keymeulen, D., Sekanina, L., Ramesham, R., and Guo, X. 2005. Evolvable hardware system at extreme low temperatures. In Proceedings of the 6th Conference on Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, vol. 3637. Springer-Verlag, Berlin, Germany, 37--45. Google ScholarDigital Library
- Zhang, Y., Smith, S., and Tyrrell, A. 2004. Intrinsic evolvable hardware in digital filter design. In Applications of Evolutionary Computing. Lecture Notes in Computer Science, vol. 3005. Springer-Verlag, Berlin, Germany, 389--398.Google Scholar
Index Terms
- Evolutionary functional recovery in virtual reconfigurable circuits
Recommendations
On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits
CF '06: Proceedings of the 3rd conference on Computing frontiersThis paper describes experiments conducted to estimate how the use of (area-demanding) virtual reconfigurable circuits (VRC) influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not so sensitive to faults as ...
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
Comparing three online evolvable hardware implementations of a classification system
In this paper, we present three implementations of an online evolvable hardware classifier of sonar signals on a 28 nm process technology FPGA, and compare their features using the most relevant metrics in the design of hardware: area, timing, power ...
Comments