Domingo Benitez
ABSTRACT
This paper proposes an approach for teaching Computer Organization and Architecture which is based on building knowledge from the bottom up. Students should design three processors with increased complexity and measure their performances. These processor designs are assigned during a sequence of three 15-week courses and are implemented using a low-cost FPGA-based reconfigurable platform developed at University of Las Palmas G. C. Emphasis is placed on comparing the relation of computer performance with hardware requirements to what has been experimented during the recent history of computers. Our experience shows that students understand better the architecture-technology relation and gain a sense of accomplishment on the computer design when given the opportunity to use real hardware. It is demonstrated here that the learning curve can be modelled as an exponential function of time.
- {Alt-96} Altera; Data Book; Altera, 1996.Google Scholar
- {Ben-98} D. Benítez, F. J. Peña; Processor Design using Programmable Logic Devices Oriented to Computer Technology Education; Información Tecnológica, Vol.9, No.9, 1998.Google Scholar
- {HOYD-96} J. O. Hamblen, H. Owen, S. Yalamanchili, B. Dao, Using rapid prototyping in Computer Architecture Design Laboratories, 2nd Annual Workshop on Computer Architecture Education, Computer Architecture Technical Committee Newsletter, June 1996, pp.44--52. Google ScholarDigital Library
- {Hen-96} J. L. Hennessy, The Computer Architecture Curriculum at Stanford: Challenges and Approaches, 2nd Annual Workshop on Computer Architecture Education, Computer Architecture Technical Committee Newsletter, June 1996, pp.56. Google ScholarDigital Library
- {HP-96} J. L. Hennessy, D. Patersson; Computer Architecture. A Quantitative Approach (second edition); Morgan Kaufmann Publishers, 1996. Google ScholarDigital Library
- {MK97} M. Morris Mano, Charles R. Krime; Logic and Computer Design Fundamentals; Prentice-Hall International Inc., 1997. Google ScholarDigital Library
- {PH-98} D. Patersson, J. L. Hennessy; Computer Organization and Design (second edition); Morgan Kaufmann Publishers, 1998. Google ScholarDigital Library
- {VKSJ-96} A. Varma, L. Kalampoukas, D. Stiliadis, Q. Jacobson, CPU design kit: An instructional prototyping platform for teaching processor design, 2nd Annual Workshop on Computer Architecture Education, Computer Architecture Technical Committee Newsletter, June 1996, pp.23--26. Google ScholarDigital Library
- {Yu-96} A. Yu; "The Future of Microprocessors"; IEEE Micro, Vol.16, No.6, pp.46--53, 1996. Google ScholarDigital Library
- Learning the relationship between computer architecture and technology by reconfiguring
Recommendations
A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware
RECONFIG '05: Proceedings of the 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05) on Reconfigurable Computing and FPGAsWith the new and powerful Field Programmable Gate Array (FPGA) families, new possibilities have been opened. One of these features is the possibility of reconfiguring a section of the FPGA while the rest is working. Moreover, this fixed part could be ...
Automatically mapping applications to a self-reconfiguring platform
DATE '09: Proceedings of the Conference on Design, Automation and Test in EuropeThe inherent reconfigurability of FPGAs enables us to optimize an FPGA implementation in different time intervals by generating new optimized FPGA configurations and reconfiguring the FPGA at the interval boundaries. With conventional methods, ...
A virtual VLSI architecture for computer hardware evolution
SAICSIT '10: Proceedings of the 2010 Annual Research Conference of the South African Institute of Computer Scientists and Information TechnologistsA System-On-Programmable-Chip (SOPC) is presented: the Virtual-FPGA (V-FPGA). It has been designed to ease the implementation of computer hardware evolution by giving direct access to the configuration bits. The V-FPGA is a second configuration layer ...
Comments