ABSTRACT
In this paper, we introduce an environment to visualize the internal activities of superscalar processors. The visualization environment is dedicated to the MMIX-processor. It uses its pipeline simulator but is implemented as a Plug-In to the Eclipse platform.
This environment helps to teach Computer Architecture on a less abstract level. It will be seen that a lot about hardware can be learnt by using a piece of software.
Additionally, this visualization environment would introduce a state of the art IDE and familiarize the students with it. This is a nice and important side effect for general educational purposes.
- D. E. Knuth, MMIXware: A RISC Computer for the Third Millennium. Berlin, Heidelberg: Springer-Verlag, 1 ed., 1999. Google ScholarDigital Library
- E. Gamma and K. Beck, Contributing to eclipse -- Principles, Patterns, and Plug-Ins. Addison-Wesley, 1 ed., 2004. Google ScholarDigital Library
- A. Böttcher, "A visualization environment for superscalar machines," Facta Universitatis (to appear), vol. 16, 2004.Google Scholar
- P. Sandon, "Powerpc 970: First in a new family of 64-bit high performance powerpc processors," IBM technical note, 2002.Google Scholar
Recommendations
Visualizing Application Behavior on Superscalar Processors
INFOVIS '99: Proceedings of the 1999 IEEE Symposium on Information VisualizationThe advent of superscalar processors with out-of-order execution makes it increasingly difficult to determine how well an application is utilizing the processor and how to adapt the application to improve its performance. In this paper, we describe a ...
Integrating a misprediction recovery cache (MRC) into a superscalar pipeline
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureIn modern processors, deep pipelines couple with superscalar techniques to allow each pipe stage to process multiple instructions. When such a pipe must be pushed and refilled, as when predicted program flow beyond a branch is subsequently recognized as ...
Comments