Mingoo Seok
ABSTRACT
Subthreshold operation is a promising method for reducing power consumption in ultra-low power applications, such as active RFIDs and sensor networks. It was shown in previous works that operating at the Vmin supply voltage results in optimal energy operation, where Vmin typically falls below the threshold voltage. However, all previous subthreshold analyses ignore the leakage current in standby mode. Hence, for applications where operation at Vmin results in completion of the task well ahead of the required deadline, the energy consumption can be significantly under-estimated. In this paper, we investigate the effect of the non-zero standby energy on the optimal energy consumption in subthreshold operation. We first analyze energy consumption both with and without a cutoff technique in standby mode. Two parameters are proposed to capture the cutoff structure's effect on the energy consumption. Second, a methodology to minimize the total energy consumption is addressed. The selection of the cutoff structure is examined by comparing three different structures. Then, a co-optimization method to optimize the size of the cutoff structure concurrently with the supply voltage, is proposed. This approach reduces energy by 99.2% compared to standby-energy-unaware optimization.
- B. Zhai, D. Blaauw, D. Sylvester, K. Flautner, "Theoretical and Practical Limits of Dynamic Voltage Scaling", DAC, pp. 868--873, June, 2004 Google Scholar
Digital Library
- B. Calhoun, A. Chandrakasan, "Characterizing and modeling minimum energy operation for subthreshold circuits", ISLPED, no.3, pp.90--95, Aug 2004 Google ScholarDigital Library
- A. Wang, A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology", IEEE J. Solid-State Circuits, vol.40, no.1, pp.310--319, Jan 2005Google ScholarCross Ref
- B. Zhai, L. Nazhadili, J. Olson, A Reeves, M Minuth, R Helfand, S. Pant, D. Blaauw, T. Austin, "A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency", Symp. On VLSI Circuits, pp. 154--155, 2006Google Scholar
- L. Nazhadili, M. Minuth, T. Austin, "SenseBench: toward an accurate evaluation of sensor network processors", Workload Characterization Symposium, pp. 197--203, Oct, 2005Google Scholar
- H. Chung, E. Hong, K. Kim, S. Cho, "Optimum Supply Voltage and Sleep Transistor Sizing for Energy Minimization in Latency-Constrained MTCMOS Circuits", International Symposium on System-On-Chip, pp.365--368, Nov, 2006Google Scholar
- J. Kao, A. Chandrakasan, D. Antoniadis, "Transistor Sizing Issue and Tool for Multi-Threshold CMOS Technology", DAC, pp. 409--414, June, 1997 Google ScholarDigital Library
- B. C. Paul, A. Raychowdhury, K. Roy, "Device optimization for digital subthreshold logic operation," IEEE Trans. Elect. Devices, pp. 237--247, Feb, 2005Google ScholarCross Ref
- T. Kim, H. Eom, J. Keane, and C. Kim, "Utilizing Reverse Short Channel Effect for Optimal Subthreshold Circuit Design," International Symposium on Low Power Electronics and Design, Oct, 2006 Google ScholarDigital Library
Index Terms
- Analysis and optimization of sleep modes in subthreshold circuit design
Recommendations
Utilizing reverse short channel effect for optimal subthreshold circuit design
ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and designThe impact of the Reverse Short Channel Effect (RSCE) on device current is stronger in the subthreshold region due to the reduced Drain-Induced-Barrier-Lowering (DIBL) and the exponential dependency of current on threshold voltage. This paper describes ...
Nanometer device scaling in subthreshold circuits
DAC '07: Proceedings of the 44th annual Design Automation ConferenceSubthreshold circuit design is a strong candidate for use in future low power applications. It is not clear, however, that device scaling to 45nm and beyond will be beneficial in Subthreshold circuits. We investigate the implications of device scaling ...
Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
Scaling down of CMOS Technology reduces supply voltage which helps evade device botch caused by high electric fields in the conducting channel under the gate and gate oxide. Voltage scaling lessens circuit power consumption but increases delay of logic ...
Comments