skip to main content
10.1145/1278480.1278672acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Interconnect and communication synthesis for distributed register-file microarchitecture

Published: 04 June 2007 Publication History

Abstract

Distributed register-file microarchitecture (DRFM) which comprises multiple uniform blocks (called islands), each containing a dedicated register file, functional unit(s) and data-routing logic, has been known as a very attractive architecture for implementing designs with platform-featured on-chip memory or register-file IP blocks. In comparison with the discrete-register based architecture, DRFM offers a higher degree of opportunity of reducing the cost of global (inter-island) connections by confining as many the computations to the inside of the islands as possible. Consequently, for DRFM architecture, two important problems to be solved effectively in high-level synthesis are: (problem 1) scheduling and resource binding for minimizing inter-island connections, and (problem 2) data transfer (i.e., communication) scheduling through the inter-island connections for minimizing the access conflicts among the data transfers. This work proposes novel solutions to the two problems. Specifically, for problem 1 previous work solves it in two separate steps: (i) scheduling and (ii) then determining the inter-island connections by resource binding to islands. However, in our algorithm called DFRM-int, we place primary importance on the cost of interconnections. Consequently, we minimize the cost of interconnections first to fully exploit the effects of scheduling on interconnect and then to schedule the operations later. For problem 2, previous work tries to solve the access conflicts by forwarding data directly to the destination island. However, in our algorithm called DFRM-com, we devise an efficient technique of exploring an extensive design space of data forwarding indirectly as well as directly to find a near-optimal solution. By applying our proposed synthesis approach DFRM-int+DFRM-com we are able to reduce the inter-island connections by 18.1% more, compared to that by the DRFM approach in [4], even completely eliminating register-file access conflicts, which could never been resolved by [4], without any latency increase.

References

[1]
Altera website. http://www.altera.com.
[2]
Xilinx website. http://www.xilinx.com.
[3]
J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang. Architecture and synthesis for multi-cycle on-chip communication. In Proceedings of CODES+ISSS '03, pages 77--78, New York, NY, USA, 2003. ACM Press.
[4]
J. Cong, Y. Fan, and W. Jiang. Platform-based resource binding using a distributed register-file. In Proceedings of ICCAD '06, pages 709--715. ACM/IEEE, November 2006.
[5]
C. M. Fiduccia and R. M. Mattheyses. A linear-time heuristic for improving network partitions. In Proceedings of DAC '88, pages 241--247, New York, NY, USA, 1988. ACM Press.
[6]
H.-J. Jang and B. M. Pangrle. A grid-based approach for connectivity binding with geometric costs. In Proceedings of ICCAD '93, pages 94--99, Los Alamitos, CA, USA, 1993. IEEE Computer Society Press.
[7]
J. Jeon, D. Kim, D. Shin, and K. Choi. High-level synthesis under multi-cycle interconnect delay. In Proceedings of ASP-DAC '01, page 662, New York, NY, USA, 2001. ACM Press.
[8]
D. Kim, J. Jung, S. Lee, J. Jeon, and K. Choi. Behavior-to-placed rtl synthesis with performance-driven placement. In Proceedings of ICCAD '01, pages 320--325, Piscataway, NJ, USA, 2001. IEEE Press.
[9]
T. Kim and C. L. Liu. A new approach to the multiport memory allocation problem in data path synthesis. Integr. VLSI J., 19(3):133--160, 1995.
[10]
E. Kusse and J. Rabaey. Low-energy embedded fpga structures. In Proceedings of ISLPED '98, pages 155--160, New York, NY, USA, 1998. ACM Press.
[11]
H.-D. Lee and S.-Y. Hwang. A scheduling algorithm for multiport memory minimization in datapath synthesis. In Proceedings of ASP-DAC '95, page 16, New York, NY, USA, 1995. ACM Press.
[12]
C.-G. Lyuh, T. Kim, and K.-W. Kim. Coupling-aware high-level interconnect synthesis for low power. In Proceedings of ICCAD '02, pages 609--613, New York, NY, USA, 2002. ACM Press.
[13]
N. Magen, A. Kolodny, U. Weiser, and N. Shamir. Interconnect-power dissipation in a microprocessor. In Proceedings of SLIP '04, pages 7--13, New York, NY, USA, 2004. ACM Press.
[14]
P. G. Paulin and J. P. Knight. Force-directed scheduling for the behavioral synthesis of asics. IEEE Trans, on CAD of Integrated Circuits and Systems, 8(6):661--679, 1989.
[15]
A. Singh and M. Marek-Sadowska. Efficient circuit clustering for area and power reduction in fpgas. In Proceedings of FPGA '02, pages 59--66, New York, NY, USA, 2002. ACM Press.
[16]
S. Tarafdar, M. Leeser, and Z. Yin. Integrating floorplanning in data-transfer based high-level synthesis. In Proceedings of ICCAD '98, pages 412--417, New York, NY, USA, 1998. ACM Press.
[17]
R. E. Tarjan. Data structures and network algorithms. Society for Industrial and Applied Mathematics, Philadelphia, PA, USA, 1983.
[18]
J. Um and T. Kim. Resource sharing combined with layout effects in high-level synthesis. J. VLSI Signal Process. Syst., 44(3):231--243, 2006.

Cited By

View all
  • (2009)CriASProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509651(67-72)Online publication date: 19-Jan-2009
  • (2009)Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitectureACM Transactions on Design Automation of Electronic Systems (TODAES)10.1145/1529255.152925714:3(1-31)Online publication date: 4-Jun-2009

Index Terms

  1. Interconnect and communication synthesis for distributed register-file microarchitecture

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '07: Proceedings of the 44th annual Design Automation Conference
    June 2007
    1016 pages
    ISBN:9781595936271
    DOI:10.1145/1278480
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 04 June 2007

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. communication
    2. distributed register file
    3. synthesis

    Qualifiers

    • Article

    Conference

    DAC07
    Sponsor:

    Acceptance Rates

    DAC '07 Paper Acceptance Rate 152 of 659 submissions, 23%;
    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)4
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 07 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2009)CriASProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509651(67-72)Online publication date: 19-Jan-2009
    • (2009)Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitectureACM Transactions on Design Automation of Electronic Systems (TODAES)10.1145/1529255.152925714:3(1-31)Online publication date: 4-Jun-2009

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media