Approximation algorithm for data mapping on block multi-threaded network processor architectures
Abstract
References
Index Terms
- Approximation algorithm for data mapping on block multi-threaded network processor architectures
Recommendations
Approximation Algorithm for Process Mapping on Network Processor Architectures
ASP-DAC '07: Proceedings of the 2007 Asia and South Pacific Design Automation ConferenceThe high performance requirements of networking applications has led to the advent of programmable network processor (NP) architectures that incorporate symmetric multiprocessing, and block multi-threading. The paper presents an automated system-level ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...
Comments
Information & Contributors
Information
Published In
Sponsors
- The EDA Consortium
- IEEE/CASS/CANDE/CEDA
- SIGDA: ACM Special Interest Group on Design Automation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 137Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in