Ozcan Ozturk
ABSTRACT
Software related issues such as code/data mapping, highlevel communication management and power control are becoming increasingly important as we move towards NoC(network-on-chip) based CMPs (chip multiprocessors). This paper presents an ILP (integer linear programming) based formulation of the problem of communication energy minimization in such architectures. This formulation can be used for selecting the optimal set of links to use as well as the optimal voltage and frequency selection of these links. This formulation is linked to a compiler pass which automatically extracts interprocessor communication pattern from an application code and feeds it to the ILP solver.
- G. Chen et al. Compiler-directed channel allocation for saving power in on-chip networks. In Proc. POPL, 2006. Google Scholar
Digital Library
- G. Chen et al. Reducing NoC energy consumption through compiler-directed channel voltage scaling. In Proc. PLDI, 2006. Google ScholarDigital Library
- M. W. Hall et al. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, December 1996. Google ScholarDigital Library
- J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005. Google ScholarDigital Library
- K. Srinivasan, K. S. Chatha, and G. Konjevod. Linear-programming-based Techniques for Synthesis of Network-on-Chip Architectures. In IEEE TVLSI, 14(4), 2006. Google ScholarDigital Library
- K. Srinivasan, K. S. Chatha, and G. Konjevod. Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures In Proc ICCD, 2004. Google ScholarDigital Library
- C.-W. Tseng. An Optimizing Fortran D Compiler for MIMD Distributed-Memory Machines. Ph.D. Thesis, CS Dept., Rice University, 1993. Google ScholarDigital Library
- H.-S. Wang et al. Orion: A power-performance simulator for interconnection networks. In Proc. MICRO, 2002. Google ScholarDigital Library
- Xpress-MP. http://www.dashoptimization.com/pdf/Mosel1.pdf, 2002.Google Scholar
Index Terms
- An ilp based approach to reducing energy consumption in nocbased CMPS
Recommendations
Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs
MES '13: Proceedings of the First International Workshop on Many-core Embedded SystemsNanophotonic is a promising solution for on-chip interconnection due to its intrinsic low-latency and especially low-power features, desirable especially in future chip multiprocessors (CMPs) for rich client devices. In this paper we address the co-...
Reducing the complexity of ILP formulations for synthesis
ISSS '97: Proceedings of the 10th international symposium on System synthesisInteger Linear Programming (ILP) is commonly used in high level and system level synthesis. It is an NP-Complete problem (in general cases). There exists some tools that give an optimal solution for small ILP formulations. Nevertheless, these tools may ...
Reducing energy consumption of NoC by router bypassing
ICS '14: Proceedings of the 28th ACM international conference on SupercomputingAs the core-count increases, NoC has more and more impact on performance. It is already known that network latency can be reduced by making packets bypass intermediate routers asynchronously, e.g. SMART. Nevertheless, it is also important to reduce ...
Comments