Juan Pablo Martinez Brito
ABSTRACT
A software-defined radio (SDR) is a wireless communication device in which all of the signal processing is implemented in software. By simply downloading a new program, a SDR is able to interoperate with different wireless protocols, incorporate new services, and upgrade to new standards. Therefore, FPGAs have been used extensively for implementing essential functions in SDR architectures. In this paper, we explore the design of a Digital FM Receiver using the approach of an All-Digital Phase Locked-Loop (ADPLL). The digital FM Receiver circuit is designed using pure VHDL, then simulated and synthesized using ModelSim SE 6 and Leonardo Spectrum Level 3, respectively. The final circuit operates at a frequency up to 150MHz and occupies the area around 15K logic gates.
- Mitola, The Software Radio Architecture, IEEE Communications Magazine, May 1995, pp. 26--38. Google Scholar
Digital Library
- Huie, J; D'Antonio, P; Pelt, R; Jentz, B Synthesizing FPGA Cores for Software Defined Radio General Dynamics Decision Systems. 2003 Software Defined Radio Technical Conference and Product Exposition November 17-19, 2003-Orlando, Florida.Google Scholar
- de Fermin, R.; Perez, D.; Reguero, F. The use of VHDL for the whole design flow of digital radio devices Radio Relay Systems, 1993., Fourth European Conference on, Vol., Iss., 11-14 Oct 1993 Pages:334--337.Google Scholar
- McCloskey, J. Application of VHDL to software radio technology Verilog HDL Conference and VHDL International Users Forum, 1998. IVC/VIUF. Proceedings., 1998 International, Vol., Iss., 16-19 Mar 1998 Pages:90--95. Google ScholarDigital Library
- Rice, M.; Dick, C.; Harris, F. Maximum likelihood carrier phase synchronization in FPGA-based software defined radios Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2001 IEEE International Conference on, Vol.2, Iss., 2001 Pages:889--892 vol.2. Google ScholarDigital Library
- B. S. Song, A narrow-band CMOS FM receiver based on single sideband modulation IF filtering, IEEE J. Solid-State Circuits, vol. SC-22, pp. 1147--1154, Dec. 1987.Google ScholarCross Ref
- T. Okanobu, H. Tomiyama, and H. Arimoto, Advanced low voltage single chip radio IC, IEEE Trans. Consumer Electron., vol. 38, pp. 465--475, Aug. 1992.Google ScholarDigital Library
- M. Pardoen, J. Gerrits, and V. von Kaenel, A 0.9 V 1.2 mA 200 MHz BiCMOS single-chip narrow-band FM receiver, in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 1996, pp. 348--349.Google ScholarCross Ref
- Sempel and H. Van Nieuwenburg, A fully-integrated HIFI PLL FM demodulator, in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 1990, pp. 102--103.Google ScholarCross Ref
- M. Hagiwara and M. Nakagawa, Digital signal processing type stereo FM receiver, IEEE Trans. Consumer Electron., vol. CE-32, pp. 37--43, Feb. 1986.Google Scholar
- N. Boutin, An arctangent type wideband PM/FM demodulator with improved performance, IEEE Trans. Consumer Electron., vol. 38, pp. 5-9, Feb. 1992.Google ScholarDigital Library
- Staszewski, R.B.; Chih-Ming Hung; Maggio, K.; Wallberg, J.; Leipold, D.; Balsara, P.T., All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS, Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International Volume , Issue , 15-19 Feb. 2004 Page(s): 272--527Google Scholar
- Staszewski, et al. All-digital PLL and transmitter for mobile phones Solid-State Circuits, IEEE Journal of, Vol.40, Iss.12, Dec. 2005 Pages: 2469--2482Google Scholar
- Muhammad, et al. The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process Solid-State Circuits, IEEE Journal of, Vol.41, Iss.8, Aug. 2006 Pages: 1772-- 1783.Google Scholar
- C.-C. Chung & C.-Y. Lee, An all-digital phase-locked loop for high-speed clock generation, IEEE J. Solid-State Circuits, 38(2), 2003, 347--351.Google ScholarCross Ref
- T.Y. Hsu, B.J. Shieh, and C.Y. Lee, An ADPLL-based Clock Recovery Circuit, Solid-State Circuits, IEEE Journal of Volume 34, Issue 8, Aug 1999 Page(s):1063--1073.Google Scholar
- Holmes, J.; Tegnelia, C. A Second-Order All-Digital Phase-Locked Loop Communications, IEEE Transactions on {legacy, pre-1988}, Vol.22, Iss.1, Jan 1974 Pages: 62--68.Google Scholar
- G. Pasternack and R. L. Whalin, Analysis and synthesis of a digital phase-locked loop for FM demodulation, Bell Syst. Tech. J . vol. 47, pp. 2207--2237, Dec 1968.Google Scholar
- Kelly, C.; Gupta, S. The Digital Phase-Locked Loop as a Near-Optimum FM Demodulator Communications, IEEE Transactions on {legacy, pre-1988}, Vol.20, Iss.3, Jun 1972. Pages: 406--411.Google Scholar
- Best R. E., Phase-Locked Loops Design, Simulation, and Applications, 5° Edition, McGraw-Hill, 2003.Google Scholar
- Stephens D. R. Phase-Locked Loops for Wireless Communications Digital, Analog and Optical Implementations, 2° Edition, Kluwer Academic Publishers, 1998. Google ScholarDigital Library
- Katsuhiko Ogata, Modern Control Engineering, Prentice Hall, 2002. Google ScholarDigital Library
- John G. Proakis, Dimitri G. Manolakis, Digital Signal Processing, Prentice Hall, 1996. Google ScholarDigital Library
- Naresh K. Sinha, Linear Systems, John Wiley and Sons. Inc, 1991. Google ScholarDigital Library
Index Terms
- Design of a digital FM demodulator based on a 2nd° order all-digital phase-locked loop
Recommendations
FM Receiver Design Using Programmable PLL
The research article presents the design of different components of FM receiver. The design approach is based on digital components rather than analog components such as phase detector, loop filter and voltage controlled oscillator. The signal is ...
Design of a digital FM demodulator based on a 2nd-order all-digital phase-locked loop
Software-defined radio (SDR) is a revolution in radio design due to the ability to create radios that can self-adapt on the fly. In SDR devices, all of the signal processing is implemented in the digital domain, mainly on DSP blocks or by DSP software. ...
A fast locking all-digital phase-locked loop via feed-forward compensation technique
A fast locking all-digital phase-locked loop (ADPLL) via feed-forward compensation technique is proposed in this paper. The implemented ADPLL has two operation modes which are frequency acquisition mode and phase acquisition mode. In frequency ...
Comments