Article

Design of adaptive multiprocessor on chip systems

Authors:

Chritophe Bobda,

Felix Muehlbauer,

Simon JungAuthors Info & Claims

SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems design

Pages 177 - 183

https://doi.org/10.1145/1284480.1284531

Published: 03 September 2007 Publication History

Abstract

We present a design approach for adaptive multiprocessors on chip, in particular for FPGA devices. The approach consists of two steps in which the hardware infrastructure is first generated and then, the single processors, the peripherals as well as the custom hardware components are configured. In order to automatize the design process, to have the maximum freedom from the current design tools and hide their complexity to the designer, a platform independent tool was developed. As case study, we implemented the singular value decomposition (SVD) on the Xilinx ML310-Board with up to 8 processors. The results show considerable speed-up of the multiprocessor solutions produced toward the single processor ones.

References

[1]

L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing, 2000.

Digital Library

[2]

M. Berry, T. Do, G. O'Brien, V. Krishna, and S. Varadhan. Using linear algebra for information retrieval. J. Soc. Indust. Appl. Math., 37(4):573--595, 1995.

Digital Library

[3]

C. Bobda and A. Ahmadinia. Dynamic interconnection of reconfigurable modules on reconfigurable devices. IEEE Design & Test of Computers, 22(5):443--451, 2005.

Digital Library

[4]

R. P. Brent and F. T. Luk. The solution of singular-value and eigen-value problems on multiprocessor arrays. SIAM J. Sci. Stat. Comput., 6(1):69--84, 1985.

[5]

W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava. Component-based design approach for multicore socs. In DAC '02: Proceedings of the 39th conference on Design automation, pages 789--794, New York, NY, USA, 2002. ACM Press.

Digital Library

[6]

W. O. Cesario, G. Nicolescu, L. Gauthier, D. Lyonnard, and A. A. Jerraya. Colif: A design representation for application-specific multiprocessor socs. IEEE Des. Test, 18(5):8--20, 2001.

Digital Library

[7]

Cray Computer Inc. Cray xd1 datasheet, 2005.

[8]

S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 17(5), 1997.

Digital Library

[9]

L. Geppert. Sun's big splash. IEEE Spectrum Magazine, pages 21--29, M, January 2005 2005.

[10]

M. Gulati and N. Bagherzadeh. Performance study of a multithreaded superscalar microprocessor. In Proc. Intl. Symp. High-Performance Computer Architecture, ACM, pages 291--301, 1996.

Digital Library

[11]

L. Hammond, B. A. Nayfeh, and K. Olukotun. The hydra chip. IEEE MICRO Magazine, pages 71--83, March-April 2000.

[12]

Hirata et al. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proc. Intl. Symp. Computer Architecture, Assoc. of Computing Machinery, pages 136--145, 1992.

Digital Library

[13]

P. Kongetira, K. Aingaran, and K. Olukotun. The hydra chip. IEEE MICRO Magazine, pages 21--29, March-April 2005.

[14]

M. Nikitovic and M. Brorsson. An adaptive chip-multiprocessor architecture for future mobile terminals. In CASES, pages 43--49, 2002.

Digital Library

[15]

K. Olukotun and L. Hammond. The future of microprocessors. ACM Queue, 3(7):26--29, September 2005.

Digital Library

[16]

D. W. Wall. Limits of instruction-level parallelism. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating System (ASPLOS), volume 26, pages 176--189, New York, NY, 1991. ACM Press.

Digital Library

Cited By

Sandhu FSelamat HAlavi SBehtaji Siahkal Mahalleh V(2017)FPGA-Based Implementation of Kalman Filter for Real-Time Estimation of Tire Velocity and AccelerationIEEE Sensors Journal10.1109/JSEN.2017.272652917:17(5749-5758)Online publication date: 1-Sep-2017
https://doi.org/10.1109/JSEN.2017.2726529
Goehringer D(2016)Reconfigurable Multiprocessor Systems-on-ChipComputing Platforms for Software-Defined Radio10.1007/978-3-319-49679-5_5(91-105)Online publication date: 30-Dec-2016
https://doi.org/10.1007/978-3-319-49679-5_5
Cazzaniga ADurelli GPilato CSciuto DSantambrogio M(2012)On the Development of a Runtime Reconfigurable Multicore System-on-ChipProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.93(132-135)Online publication date: 5-Sep-2012
https://dl.acm.org/doi/10.1109/DSD.2012.93
Show More Cited By

Index Terms

Design of adaptive multiprocessor on chip systems
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data

Recommendations

Design and implementation of a plesiochronous multi-core 4x4 network-on-chip FPGA platform with MPI HAL support
FPGAworld '09: Proceedings of the 6th FPGAworld Conference

The Multi-Core NoC is a 4 by 4 Mesh NoC targeted for Altera FPGAs. It implements a deflective routing policy and is used to connect sixteen NIOS II processors. Each NIOS II is connected to the NoC via an address-mapped Resource Network Interface.

The ...
A semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

The efficient automatized application partitioning and mapping process for multiprocessor systems is a challenging task in academics as well as in industry until today. The introduction of reconfigurable hardware in this domain helps to meet the ...
Xilinx Adaptive Compute Acceleration Platform: Versal^TM Architecture
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

In this paper we describe Xilinx's Versal-Adaptive Compute Acceleration Platform (ACAP). ACAP is a hybrid compute platform that tightly integrates traditional FPGA programmable fabric, software programmable processors and software programmable ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems design

September 2007

382 pages

ISBN:9781595938169

DOI:10.1145/1284480

General Chair:
Antonio Petraglia
UFRJ, Brazil
,
Program Chairs:
Volnei A. Pedroni
UTFPR, Brazil
,
Gert Cauwenberghs
UCSD

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 September 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SBCCI07

Sponsor:

SBCCI07: 20th Symposium on Integrated Circuits and System Design

September 3 - 6, 2007

Copacabana, Rio de Janeiro

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
362
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sandhu FSelamat HAlavi SBehtaji Siahkal Mahalleh V(2017)FPGA-Based Implementation of Kalman Filter for Real-Time Estimation of Tire Velocity and AccelerationIEEE Sensors Journal10.1109/JSEN.2017.272652917:17(5749-5758)Online publication date: 1-Sep-2017
https://doi.org/10.1109/JSEN.2017.2726529
Goehringer D(2016)Reconfigurable Multiprocessor Systems-on-ChipComputing Platforms for Software-Defined Radio10.1007/978-3-319-49679-5_5(91-105)Online publication date: 30-Dec-2016
https://doi.org/10.1007/978-3-319-49679-5_5
Cazzaniga ADurelli GPilato CSciuto DSantambrogio M(2012)On the Development of a Runtime Reconfigurable Multicore System-on-ChipProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.93(132-135)Online publication date: 5-Sep-2012
https://dl.acm.org/doi/10.1109/DSD.2012.93
Tumeo ARegazzoni FPalermo GFerrandi FSciuto DDe Micheli GAl-Hashimi BMueller WMacii E(2010)A reconfigurable multiprocessor architecture for a reliable face recognition implementationProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871004(319-322)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871004
Ishebabi HBobda C(2010)Heuristics for Flexible CMP SynthesisIEEE Transactions on Computers10.1109/TC.2010.7759:8(1091-1104)Online publication date: 1-Aug-2010
https://dl.acm.org/doi/10.1109/TC.2010.77
Gohringer DBecker J(2010)High performance reconfigurable multi-processor-based computing on FPGAs2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)10.1109/IPDPSW.2010.5470800(1-4)Online publication date: Apr-2010
https://doi.org/10.1109/IPDPSW.2010.5470800
Tumeo ARegazzoni FPalermo GFerrandi FSciuto D(2010)A reconfigurable multiprocessor architecture for a reliable face recognition implementation2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)10.1109/DATE.2010.5457185(319-322)Online publication date: Mar-2010
https://doi.org/10.1109/DATE.2010.5457185
Göhringer DHübner MBecker J(2010)Adaptive Multiprocessor System-on-Chip Architecture: New Degrees of Freedom in System Design and Runtime SupportMultiprocessor System-on-Chip10.1007/978-1-4419-6460-1_6(127-151)Online publication date: 9-Nov-2010
https://doi.org/10.1007/978-1-4419-6460-1_6
Ishebabi HMahr PBobda CGebser MSchaub T(2009)Answer set versus integer linear programming for automatic synthesis of multiprocessor systems from real-time parallel programsInternational Journal of Reconfigurable Computing10.1155/2009/8636302009(1-11)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1155/2009/863630
Göhringer DPerschke THübner MBecker J(2009)A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-ChipInternational Journal of Reconfigurable Computing10.1155/2009/3950182009(1-11)Online publication date: 2009
https://doi.org/10.1155/2009/395018
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten