skip to main content
10.1145/1284480.1284567acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
Article

Specification of alternative execution semantics of UML sequence diagrams within actor-oriented models

Published: 03 September 2007 Publication History

Abstract

System-level specification can benefit from the feature-rich UML visual notations. However, it is necessary to integrate UML into current SoC design flows. Unlike previous approaches that relied on code generation or static analysis, this paper proposes the direct co-simulation of SoC specifications and UML sequence diagrams. In order to cope with the lack of formal execution semantics in UML sequence diagrams, we benefit from the flexibility of actor-orientation so that alternative execution semantics can be assigned to a given diagram by the designer using an extensible library of directors.

References

[1]
Eker, J. et al. Taming heterogeneity-the Ptolemy approach. Proc. of the IEEE, 91, 1 (2003), 127--144.
[2]
Jantsch, A. Modeling Embedded Systems and SoCs-Concurrency and Time in Models of Computation. Morgan Kaufman Publishers, 2003.
[3]
Lee, E. A., Neuendorffer, S., and Wirthlin, M. J. Actor-Oriented Design of Embedded Hardware and Software Systems. Journal of Circuits, Systems, and Computers, 12, 3 (2003), 231--260.
[4]
Genest, B., Muscholl, A., and Peled, D. Message Sequence Charts. Lecture Notes on Comp. Science, 3098 (2003), 537--558.
[5]
Edwards, S., Lavagno, L., Lee, E. A., and Sangiovanni-Vincentelli, A. Design of embedded systems: Formal models, validation, and synthesis. Proc. of the IEEE, 85, 3 (1997), 366--390.
[6]
Grötker, T. et al. System Design with SystemC. Kluwer Academic Publishers, 2002.
[7]
Herrera, F., and Villar, E. A framework for embedded system specification under different models of computation in SystemC. In Proc. 43rd Design Automation Conference (DAC '06). ACM Press, p. 911--914.
[8]
Rumbaugh, J., Jacobson, I., and Booch, G. The Unified Modeling Language Reference Manual. Addison-Wesley, 1998.
[9]
Oliveira, M. F. S. et al. Embedded SW Design Exploration Using UML-based Estimation Tools. Presented at DAC Workshop on UML for SoC Design (UML-SOC), Anaheim, USA, 2005.
[10]
Riccobene, E. et al. A SoC Design Methodology Involving a UML 2.0 Profile for SystemC. In Proc. of IEEE/ACM Design Automation and Test in Europe, 2005, p. 704--709.
[11]
Bruschi, F., Sciuto, D. A SystemC based design flow starting from UML models. Presented at European SystemC Users Group Meeting (ESCUG), Lago Maggiore, Italy, 2002.
[12]
Zhu, Q. et al. System on Chip Validation using UML and CWL. In Proc. of IEEE/ACM/IFIP Int. Conf. on Hardware/Software Codesign and System Synthesis, 2004, p. 92--97.
[13]
Damaševičius, R., Majauskas, G., and Štuikys, V. Application of design patterns for hardware design. In Proc. 40th IEEE/ACM Design Automation Conf., 2003, p. 48--53.
[14]
Schattkowsky, T., Mueller, W., and Rettberg, A. A Generic Model Execution Platform for the Design of Hardware and Software. In UML for SOC Design, G. Martin and W. Müller, Eds. Dordrecht: Springer, 2005, p. 63--88.
[15]
Agha, G. A. ACTORS: A Model of Concurrent Computation in Distributed Systems. Cambridge: MIT Press, 1986.
[16]
Indrusiak, L. S. and Glesner, M. An Actor-Oriented Model-Based Design Flow for Systems-on-Chip. In Tagungsband des Dagstuhl-Workshops Modellbasierte Entwicklung eingebetteter Systeme II, 2006, pp. 65--73.
[17]
Indrusiak, L. S. and Glesner, M. Experiences on Actor-oriented Design of Reconfigurable Systems. In Proc. Int. Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2005.
[18]
DeJuan-Esteban, C.A. et al. An approach to Co-design of Complex Adaptive Systems. In Proc. Int. Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2006.
[19]
Indrusiak, L. S., Prudêncio, R. B., and Glesner, M. Modeling and Prototyping of Communication Systems Using Java: A Case Study. In: Proc. IEEE Int. Workshop on Rapid System Prototyping (RSP). IEEE CS Press, 2005, 225--231.
[20]
Indrusiak, L. S., Thuy, A., and Glesner, M. Executable system-level specification models containing UML-based behavioral patterns. In Design Automation and Test in Europe (DATE), 2007, pp 301--306.

Cited By

View all
  • (2012)Joint Validation of Application Models and Multi-Abstraction Network-on-Chip PlatformsInnovations in Embedded and Real-Time Systems Engineering for Communication10.4018/978-1-4666-0912-9.ch014(263-277)Online publication date: 2012
  • (2010)Joint Validation of Application Models and Multi-Abstraction Network-on-Chip PlatformsInternational Journal of Embedded and Real-Time Communication Systems10.4018/jertcs.20101030051:1(86-101)Online publication date: Jan-2010
  • (2010)A case study of hierarchically heterogeneous application modelling using UML and Ptolemy II2010 International Symposium on System on Chip10.1109/ISSOC.2010.5625554(68-71)Online publication date: Sep-2010

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems design
September 2007
382 pages
ISBN:9781595938169
DOI:10.1145/1284480
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 September 2007

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. UML
  2. actor-orientation
  3. electronic system level
  4. embedded systems
  5. message sequence charts
  6. sequence diagram

Qualifiers

  • Article

Conference

SBCCI07
Sponsor:
SBCCI07: 20th Symposium on Integrated Circuits and System Design
September 3 - 6, 2007
Copacabana, Rio de Janeiro

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2012)Joint Validation of Application Models and Multi-Abstraction Network-on-Chip PlatformsInnovations in Embedded and Real-Time Systems Engineering for Communication10.4018/978-1-4666-0912-9.ch014(263-277)Online publication date: 2012
  • (2010)Joint Validation of Application Models and Multi-Abstraction Network-on-Chip PlatformsInternational Journal of Embedded and Real-Time Communication Systems10.4018/jertcs.20101030051:1(86-101)Online publication date: Jan-2010
  • (2010)A case study of hierarchically heterogeneous application modelling using UML and Ptolemy II2010 International Symposium on System on Chip10.1109/ISSOC.2010.5625554(68-71)Online publication date: Sep-2010

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media