Article

Bump-pointer method caching for embedded Java processors

Authors:

Thomas B. Preußer,

Martin Zabel,

Rainer G. SpallekAuthors Info & Claims

JTRES '07: Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems

Pages 206 - 210

https://doi.org/10.1145/1288940.1288970

Published: 26 September 2007 Publication History

Get Access

Abstract

Caching of complete methods has been suggested to simplify the determination of the worst-case execution time (WCET) in the presence of a memory hierarchy [9]. While this previous approach limits possible cache misses to method invocations and returns, it still assumes a conventional blocked organization of the cache memory. This paper proposes and evaluates a new approach organizing the cached methods within a linked list while tag matching is limited to a sliding window of at most three methods over this linked list. The main advantages of this approach are the avoidance of low block utilization by small methods through bump-pointer space allocation and a further simplification of the WCET analysis by an easy miss prediction based solely on call stack information available locally.

References

[1]

R. D. Arnold, F. Mueller, D. B. Whalley, and M. G. Harmon. Bounding worst-case instruction cache performance. In IEEE Real-Time Systems Symposium, pages 172--181. IEEE Computer Society, 1994.

Crossref

Google Scholar

[2]

Caffeinemark 3.0. Pendragon Software Corporation.

Google Scholar

[3]

C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing, and R. Wilhelm. Reliable and precise WCET determination for a real-life processor. In EMSOFT '01: Proceedings of the First International Workshop on Embedded Software, pages 469--485, London, UK, 2001. Springer-Verlag.

Digital Library

Google Scholar

[4]

C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In RTSS '95: Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS '95), page 288, Washington, DC, USA, 1995. IEEE Computer Society.

Digital Library

Google Scholar

[5]

M. Lee, S. L. Min, C. Y. Park, Y. H. Bae, H. Shin, and C.-S. Kim. A dual-mode instruction prefetch scheme for improved worst case and average case program execution times. In IEEE Real-Time Systems Symposium, pages 98--105, 1993.

Crossref

Google Scholar

[6]

Welcome to phoneME. SUN Microsystems. https://phoneme.dev.java.net/.

Google Scholar

[7]

J. F. Power and J. T. Waldron. A method-level analysis of object-oriented techniques in java applications. Technical Report NUIM-CS-TR-2002-07, National University of Ireland, Maynooth, Co. Kildare, Ireland, Sept. 2002.

Google Scholar

[8]

T. B. Preußer, M. Zabel, and P. Reichel. The SHAP microarchitecture. Technical Report TUD-FI07--02, Fakultät Informatik, Technische Universität Dresden, Apr. 2007. ftp://ftp.inf.tu-dresden.de/pub/berichte/tud07--02.pdf.

Google Scholar

[9]

M. Schoeberl. A time predictable instruction cache for a Java processor. In Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES 2004), volume 3292 of LNCS, pages 371--382, Agia Napa, Cyprus, Oct. 2004. Springer.

Crossref

Google Scholar

[10]

Sun Microsystems, Inc. Connected, Limited Device Configuration, Specification Version 1.0a, May 2000.

Google Scholar

[11]

M. Zabel, T. B. Preußer, P. Reichel, and R. G. Spallek. Secure, real-time and multi-threaded general-purpose embedded Java microarchitecture. In Proceedings of the 10th Euromicro Conference on Digital System Design. IEEE Press, 2007.

Digital Library

Google Scholar

Cited By

View all

Shams ZVos MOren NPadget J(2020)Argumentation-Based Reasoning about Plans, Maintenance Goals, and NormsACM Transactions on Autonomous and Adaptive Systems10.1145/336422014:3(1-39)Online publication date: 10-Feb-2020
https://dl.acm.org/doi/10.1145/3364220
Wiriyathammabhum PSummers-Stay DFermüller CAloimonos Y(2016)Computer Vision and Natural Language ProcessingACM Computing Surveys10.1145/300990649:4(1-44)Online publication date: 12-Dec-2016
https://dl.acm.org/doi/10.1145/3009906
Bailly GLecolinet ENigay L(2016)Visual Menu TechniquesACM Computing Surveys10.1145/300217149:4(1-41)Online publication date: 12-Dec-2016
https://dl.acm.org/doi/10.1145/3002171
Show More Cited By

Index Terms

Bump-pointer method caching for embedded Java processors

Recommendations

A comprehensive study of hardware/software approaches to improve TLB performance for java applications on embedded systems
MSPC '06: Proceedings of the 2006 workshop on Memory system performance and correctness

The working set size of Java applications on embedded systems has recently been increasing, causing the Translation Lookaside Buffer (TLB) to become a serious performance bottleneck. From a thorough analysis of the SPECjvm98 benchmark suite executing on ...
Revisiting level-0 caches in embedded processors
CASES '12: Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

Level-0 (L0) caches have been proposed in the past as an inexpensive way to improve performance and reduce energy consumption in resource-constrained embedded processors. This paper proposes new L0 data cache organizations using the assumption that an ...
Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches

Although direct-mapped caches suffer from higher miss ratios as compared to set-associative caches, they are attractive for today's high-speed pipelined processors that require very low access times. Victim caching was proposed by Jouppi [1] as an ...

Comments

Information & Contributors

Information

Published In

JTRES '07: Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems

September 2007

237 pages

ISBN:9781595938138

DOI:10.1145/1288940

Program Chair:
Greg Bollella
Sun Microsystems, Inc.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 September 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 50 of 70 submissions, 71%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

33
Total Citations
View Citations
175
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Shams ZVos MOren NPadget J(2020)Argumentation-Based Reasoning about Plans, Maintenance Goals, and NormsACM Transactions on Autonomous and Adaptive Systems10.1145/336422014:3(1-39)Online publication date: 10-Feb-2020
https://dl.acm.org/doi/10.1145/3364220
Wiriyathammabhum PSummers-Stay DFermüller CAloimonos Y(2016)Computer Vision and Natural Language ProcessingACM Computing Surveys10.1145/300990649:4(1-44)Online publication date: 12-Dec-2016
https://dl.acm.org/doi/10.1145/3009906
Bailly GLecolinet ENigay L(2016)Visual Menu TechniquesACM Computing Surveys10.1145/300217149:4(1-41)Online publication date: 12-Dec-2016
https://dl.acm.org/doi/10.1145/3002171
Doerfel SZoller DSinger PNiebler THotho AStrohmaier M(2016)What Users Actually Do in a Social Tagging SystemACM Transactions on the Web10.1145/289682110:2(1-32)Online publication date: 20-May-2016
https://dl.acm.org/doi/10.1145/2896821
Zheng HYang JZhao W(2016)Probabilistic QoS Aggregations for Service CompositionACM Transactions on the Web10.1145/287651310:2(1-36)Online publication date: 20-May-2016
https://dl.acm.org/doi/10.1145/2876513
Walk SHelic DGeigl FStrohmaier M(2016)Activity Dynamics in Collaboration NetworksACM Transactions on the Web10.1145/287306010:2(1-32)Online publication date: 20-May-2016
https://dl.acm.org/doi/10.1145/2873060
Yeo MRolland EUlmer JPatterson R(2014)Risk Mitigation Decisions for IT SecurityACM Transactions on Management Information Systems10.1145/25767575:1(1-21)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2576757
Bouktif SSahraoui HAhmed F(2014)Predicting Stability of Open-Source Software Systems Using Combination of Bayesian ClassifiersACM Transactions on Management Information Systems10.1145/25555965:1(1-26)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2555596
Whitham JSchoeberl M(2014)WCET-Based Comparison of an Instruction Scratchpad and a Method CacheProceedings of the 2014 IEEE 17th International Symposium on Object/Component-Oriented Real-Time Distributed Computing10.1109/ISORC.2014.48(301-308)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1109/ISORC.2014.48
Degasperi PHepp SPuffitsch WSchoeberl M(2014)A Method Cache for PatmosProceedings of the 2014 IEEE 17th International Symposium on Object/Component-Oriented Real-Time Distributed Computing10.1109/ISORC.2014.47(100-108)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1109/ISORC.2014.47
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

A comprehensive study of hardware/software approaches to improve TLB performance for java applications on embedded systems

Revisiting level-0 caches in embedded processors

Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations