Tai-Kuo Woo
- 1.B. W. Arden and R. Ginosar. MP/C: A Multiprocessor/Computer Architecture. IEEE Transactions on Computers, Vol. C-31, No. 5, May 1982, pp. 455-473.Google Scholar
- 2.C. K. Barn and S. Y. W. Su. The Architecture of SM3' A Dynamically Partitionable Multicomputer System. IEEE Transactions on Computers, Vol. C-35, No. 9, Sept. 1986, pp. 790-801. Google ScholarDigital Library
- 3.M. R. Garey and D. S. Johnson. Computers and Intractability. W. H. Freeman and Company, San Francisco, 1979. Google ScholarDigital Library
- 4.R. M. Karp. Reducibility among Combinatorial Problems. In R. E. Miller and J. W. Thatcher(eds), Complexity of Computer Computations, Plenum Press, New York, 1972.Google Scholar
- 5.S. Kartashev and S. Kartashev. Dynamic Architecture: Problems and Solutions. Computer, Vol. 11, No. 7, July, 1978, pp. 7-15.Google Scholar
- 6.D. Matula. On the complete subgraphs of a random graph. Proceedings of the Second Chapel Hill Conference on Combinatorial Mathematics and Its Application, University of North Carolina, Chapel Hill, 1970, pp. 356-369.Google Scholar
- 7.J. L. Mott, A. Kandel, and T. P. Baker. Discrete Mathematics for Computer Scientists. Reston Publishing Company, A Prentice-Hall Company, Reston, Virginia, 1983. Google ScholarDigital Library
- 8.C. C. Wang. An algorithm for the chromatic number of a graph. Journal of the Association for Computing Machinery, Vol. 21, 3, July 1974, pp. 385-391. Google ScholarDigital Library
- 9.T. K. Woo, S. Y. W. Su, and R. Newman- Wolfe. Resource Allocation in A Partitionable Bus Network Using A Graph Coloring Algorithm. IEEE Transactions on Communications, Vol. 39, No. 12, Dec. 1991.Google Scholar
Index Terms
- Performance modeling of a partitionable circular bus network for distributed systems
Recommendations
Analytical modeling for multi-transaction bus on distributed systems
ICA3PP'12: Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part IINetwork-on-Chip (NoC) has been proposed to perform high performance and scalability in System-on-Chip (SoC) design. Interconnection modeling was widely used to evaluate performance, especially for large-scale NoCs. In this paper, the router modeling for ...
Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors
SPDP '91: Proceedings of the 1991 Third IEEE Symposium on Parallel and Distributed ProcessingSingle bus multiprocessor systems do not scale well due to the limited bandwidth of the bus. Hierarchical bus interconnections are scalable, but unfortunately the top level bus becomes a bottleneck for larger systems. The authors present a novel ...
Performance analysis of a multihop relay network using distributed Alamouti code
In this paper, we apply the classical Alamouti coding technique in a distributed and cascaded fashion to multihop relay networks where relays perform the decode-and-forward (DF) protocol at each relay stage. The considered system consists of two ...
Comments