Kishore Kumar Muchherla
Abstract
Due to the nonuniform interconnect scaling in the Deep Sub Micron (DSM) region, the coupling capacitance between wires becomes an increasingly dominant fraction of the total wire capacitance. This couple capacitance introduces server crosstalk which causes delay variations on signal lines and raises signal integrity problems. Therefore, including crosstalk in the timing analysis methods has become imperative for current technologies. And to correctly model the crosstalk, output loading effects, waveform shape and gate driving capability have to be considered. However, most existing crosstalk models have not yet included these factors and consequently suffer from the low accuracy problem. In this article, we propose a noniterative equivalent waveform model that addresses the above mentioned issues. Our experimental results have shown that the new model achieves 3 times speed up and 95% accuracy compared to the existing models.
- Agarwal, K., Cao, Y., Sato, T., Sylvester, D., and Hu, C. 2002. Efficient generation of delay change curves for noise-aware static timing analysis. In Proceedings of the Asia and South Pacific Design Automation Conference. 77--84. Google Scholar
Digital Library
- Amin, C. S., Dartu, F., and Ismail, Y. 2003. Weibull based analytical waveform model. In Proceedings of the IEEE International Conference on Computer-Aided Design 161--168. Google ScholarDigital Library
- Arunachalam, R., Rajagopal, K., and Pileggi, L. T. 2000. TACO: Timing analysis with coupling. In Proceedings of the IEEE/ACM Design Automation Conference, 266--269. Google ScholarDigital Library
- Chen, L. H. and Marek-Sadowska, M. 2001. Aggressor alignment for worst case crosstalk noise. In IEEE Trans. Comput.-Aid. Desi., 612--621. Google ScholarDigital Library
- Chen, P., Kirkpatrick, D. A., and Keutzer, K. 2000. Switching window computation for static timing analysis in presence of crosstalk noise. In Proceedings of the IEEE International Conference on Computer-Aided Design, 331--337. Google ScholarDigital Library
- Chen, P., Kirkpatrick, D. A., and Keutzer, K. 2000. Miller factor for gate-Level coupling delay calculation. In Proceedings of the IEEE International Conference on Computer-Aided Design, 68--74. Google ScholarDigital Library
- Chen, P., Kukimoto, Y., Teng, C., and Keutzer, K. 2002. On the convergence of switching window computation in presence of noise. In Proceedings of the International Symposium Physical Design, 84--89. Google ScholarDigital Library
- Franzini, B., Forzan, C., Pandini, D., Scandolara, P., and Dal Fabbro, A. 2000. Crosstalk aware static timing analysis: A two step approach. In Proceedings of the International Symposium Quality Electronic Design. 499--503. Google ScholarDigital Library
- Gross, P. D., Arunachalam, R., Rajagopal, K., and Pileggi, L. T. 1998. Determination of worst-case aggressor alignment for delay calculation. In Proceedings of the IEEE International Conference on Computer-Aided Design, 212--219. Google ScholarDigital Library
- Gyure A., et al. 2005. Noise Library Characterization for Large Capacity Statis Noise Analysis Tools. Proceedings of the International Symposium on Quality Electronic Design. Google ScholarDigital Library
- Hashimoto, M., Yamada, Y., and Onodera, H. 2003. Equivalent waveform propagation for static timing analysis. In Proceedings of the IEEE International Conference on Computer-Aided Design, 498--508. Google ScholarDigital Library
- Kahng, A. B., Muddu, S., and Sarto, E. 2000. On switch factor based analysis of coupled RC interconnects. In Proceedings of the IEEE/ACM Design Automation Conference. 79--84. Google ScholarDigital Library
- Kasnavi A., et al. 2004. Analytical Modeling of Crosstalk Noise Waveforms using Weibull Function. In Proceedings of the IEEE International Conference Computer-Aided Design. Google ScholarDigital Library
- Levy, R., Blaauw, D., Braca, G., Dasgupta, A., Grinshpon, A., Oh, C., Orshav, B., Sirichotiyakul, S., and Zolotov, V. 2000. Clarinet: A noise analysis tool for deep submicron design. In Proceedings of the IEEE/ACM Design Automation Conference, 233--238. Google ScholarDigital Library
- Pillage, L. T. and Roher, R. A. 1990. Asymptotic waveform evaluation for timing analysis. In IEEE Trans. CAD, 352--353. Google ScholarDigital Library
- Sapatnekar, S. S. 1999. On the chicken-and-egg Problem of determining the effect of crosstalk on delay in integrated circuits. In Proceedings of the 8th IEEE of Topical Meeting on Electrical Performance of Electronic Package, 245--248.Google ScholarCross Ref
- Sapatnekar, S. S. 2000. A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing. In IEEE Trans. Computer-Aided Design, 550--559. Google ScholarDigital Library
- Sasaki, Y. and De Micheli, G. 1999. Crosstalk delay analysis using relative window method. In Proceedings of the IEEE International ASIC/SOC Conference, 9--13.Google Scholar
- Tehrani, P. F., Chyou, S. W., and Ekambaram, U. 2000. Deep sub-micron static timing analysis in presence of crosstalk. In Proceedings of the International Symposium on Quality Electronic Design. 505--512. Google ScholarDigital Library
- Thudi, B. and Blaauw, D. 2003. Non-iterative switching window computation for delay-noise. In Proceedings of the IEEE/ACM Design Automation Conference, 390--395. Google ScholarDigital Library
- Xiao, T., Chang, C. W., and Marek-Sadowska, M. 2000. Efficient static timing analysis in presence of crosstalk. In Proceedings of the IEEE International ASIC/SOC Conference, 335--339.Google Scholar
- Xiao, T. and Marek-Sadowska, M. 2000. Worst delay estimation in crosstalk aware static timing analysis. In Proceedings of the IEEE International Conference Computer-Aided Design, 115--120. Google ScholarDigital Library
- Zhou, H., Shenoy, N., and Nicholls, W. 2001. Timing analysis with crosstalk as fixpoints on complete lattice. In Proceedings of the IEEE/ACM Design Automation Conference, 714--719. Google ScholarDigital Library
Index Terms
- A noniterative equivalent waveform model for timing analysis in presence of crosstalk
Recommendations
Reduced thickness interconnect model using GNR to avoid crosstalk effects
In this research article, we propose a reduced thickness multilayer graphene nanoribbon (MLGNR) interconnect model to reduce crosstalk effects. The $$10\times $$10 higher current capability of MLGNR than copper (Cu) makes it an attractive choice to ...
Statistical timing and leakage power analysis of PD-SOI digital circuits
This paper presents a fast statistical static timing and leakage power analysis in Partially-Depleted Silicon-On-Insulator (PD-SOI) CMOS circuits in BSIMSOI3.2 100 nm technology. The proposed timing analysis considers floating body effect on the ...
A leakage-tolerant low-swing circuit style in partially depleted silicon-on-insulator CMOS technologies
The parasitic bipolar leakage and the large subthreshold leakage due to high floating-body voltage reduce the noise margin and increase the delay of the circuits in the partially depleted silicon-on-insulator (PD/SOI). Differential cascode voltage ...
Comments