research-article

Accurate and fast system-level power modeling: An XScale-based case study

Authors:

Igor Kozintsev,

Bruce JacobAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 7, Issue 3

Article No.: 25, Pages 1 - 20

https://doi.org/10.1145/1347375.1347378

Published: 08 May 2008 Publication History

Abstract

Accurate and fast system modeling is central to the rapid design space exploration needed for embedded-system design. With fast, complex SoCs playing a central role in such systems, system designers have come to require MIPS-range simulation speeds and near-cycle accuracy. The sophisticated simulation frameworks that have been developed for high-speed system performance modeling do not address power consumption, although it is a key design constraint. In this paper, we define a simulation-based methodology for extending system performance modeling frameworks to also include power modeling. We demonstrate the use of this methodology with a case study of a real, complex embedded system, comprising the Intel XScale embedded microprocessor, its WMMX SIMD co processor, L1 caches, SDRAM, and the on-board address and data buses. We describe detailed power models for each of these components and validate them against physical measurements from hardware, demonstrating that such frameworks enable designers to model both power and performance at high speeds without sacrificing accuracy. Our results indicate that the power estimates obtained are accurate within 5% of physical measurements from hardware, while simulation speeds consistently exceed a million instructions per second (MIPS).

References

[1]

Austin, T., Larson, E., and Ernst, D. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Comput. 35, 2 (Feb.), 59--67.

Digital Library

[2]

Bansal, N., Lahiri, K., Raghunathan, A., and Chakradhar, S. T. 2005. Power monitors: a framework for system-level power estimation using heterogeneous power models. In 18th International Conference on VLSI Design, Kolkota, India. 579--585.

Digital Library

[3]

Beltrame, G., Palermo, G., Sciuto, D., and Silvano, C. 2004. Plug-in of power models in the StepNP exploration platform: Analysis of power/performance trade-offs. In International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), Washington, D.C.

Digital Library

[4]

Benini, L., Hodgson, R., and Siegel, P. 1998. System-level power estimation and optimization. In International Symposium on Low-Power Electronics and Design (ISLPED).

Digital Library

[5]

Bergamaschi, R. A., Shin, Y., Dhanwada, N., Bhattacharya, S., Dougherty, W. E., Nair, I., Darringer, J., and Paliwal, S. 2003. SEAS: A system for early analysis of SoCs. In International Symposium on System Synthesis.

Digital Library

[6]

Bona, A., Zaccaria, V., and Zafalon, R. 2004. System level power modeling and simulation of a high-end industrial network-on-chip. In Design Automation and Test in Europe (DATE).

Digital Library

[7]

Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architecture-level power analysis and optimization. In International Symposium on Computer Architecture (ISCA).

Digital Library

[8]

Cai, L. and Gajski, D. 2003. Transaction Level Modeling: An overview. In International Conference of Hardware-Software Codesign and System Synthesis (CODES+ISSS).

Digital Library

[9]

Caldari, M., Conti, M., Coppola, M., Crippa, P., Orcioni, S., Pieralisi, L., and Turchetti, C. 2003. System-level power analysis methodology applied to the AMBA AHB bus. In Design Automation and Test in Europe (DATE).

Digital Library

[10]

Chen, R. Y., Irwin, M. J., and Bajwa, R. S. 2001. Architecture-level power estimation and design experiments. ACM Trans. Design Automation of Embedded Sys. 6, 1 (Jan.), 50--66.

Digital Library

[11]

Contreras, G., Martonosi, M., Peng, J., Ju, R., and Lueh, G.-Y. 2004. XTREM: A power simulator for the Intel XScale. In Languages, Compilers, and Tools for Embedded Systems (LCTES).

Digital Library

[12]

Coumeri, S. L. and Thomas, D. E. 1998. Memory modeling for system synthesis. In International Symposium on Low-Power Electronics and Design (ISLPED).

Digital Library

[13]

Fujita, M. and Ra, H. N. 2001. The standard SpecC language. In International Symposium on System Synthesis.

Digital Library

[14]

Givargis, T. and Vahid, F. 2002. Platune: A tuning framework for system-on-a-chip platforms. IEEE Trans. Comput.-Aided Design Integrated Circuits and Syst. 21, 11 (Nov.), 1317--1327.

Digital Library

[15]

Givargis, T., Vahid, F., and Henkel, J. 2000a. Instruction-based system-level power evaluation of SoC peripheral cores. In International Symposium on System Synthesis.

Digital Library

[16]

Givargis, T. D., Vahid, F., and Henkel, J. 2000b. A hybrid approach for core-based system-level power modeling. In Asia South Pacific Design Automation Conference (ASP-DAC).

Digital Library

[17]

Givargis, T. D., Vahid, F., and Henkel, J. 2001. Trace-driven system-level power evaluation of system-on-a-chip peripheral cores. In Asia South Pacific Design Automation Conference (ASP-DAC).

Digital Library

[18]

Grotker, T., Liao, S., Martin, G., and Swan, S. 2002. System Design With SystemC. Kluwer Academic Publishers, Boston, MA.

Digital Library

[19]

Habibi, A. and Tahar, S. 2003. A survey on system-on-a-chip design languages. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications.

[20]

Intel. 2004. Intel XScale Microarchitecture for the PXA255 Processor: User's Manual. Intel.

[21]

Itoh, K., Sasaki, K., and Nakagome, Y. 1995. Trends in low-power RAM circuit technologies. In Proceedings of the IEEE 83, 4, 524--543.

[22]

Jayadevappa, S., Shankar, R., and Mahgoub, I. 2004. A comparative study of modeling at different levels of abstraction in system on chip designs: A case study. In IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI).

[23]

Lajolo, M., Raghunathan, A., Dey, S., and Lavagno, L. 2000. Efficient power estimation techniques for system-on-chip design. See citeNLajolo2002, 253--266.

Digital Library

[24]

Lajolo, M., Raghunandan, A., Dey, S., and Lavagno, L. 2002. Cosimulation-based power estimation for system-on-chip design. IEEE Trans. VLSI Syst. 10, 3 (June), 253--266.

Digital Library

[25]

Loo, S. M., Wells, B. E., Freije, N., and Kulick, J. 2002. Handel-C for rapid prototyping of VLSI coprocessors for real time systems. In The 34th Southeastern Symposium on System Theory.

[26]

Micron. 2003. TN-46-03 Calculating DDR Memory System Power. Micron.

[27]

Paver, N., Aldrich, B., and Khan, M. 2004. Programming with Intel Wireless MMX Technology: A Developer's Guide to Mobile Multimedia Applications. Intel Press, Santa Clara, CA.

Digital Library

[28]

Rich, D. I. 2004. The evolution of SystemVerilog. In Electronics Systems and Software.

[29]

Rissa, T., Donlin, A., and Luk, W. 2005. Evaluation of SystemC modelling of reconfigurable embedded systems. In Design Automation and Test in Europe (DATE).

Digital Library

[30]

Russell, J. T. and Jacome, M. F. 1998. Software power estimation and optimization for high-performance 32-bit embedded processors. In International Conference on Computer design (ICCD).

Digital Library

[31]

Simunic, T., Benini, L., and Micheli, G. D. 1999. Cycle-accurate simulation of energy consumption in embedded systems. In Design Automation Conference (DAC).

Digital Library

[32]

Sinevriotis, G., Leventis, A., Anastasiadou, D., Stavroulopoulos, C., Papadopoulos, T., Antonakopoulos, T., and Stouraitis, T. 2000. SOFLOPO: Towards systematic software exploitation for low-power designs. In International Symposium on Low-Power Electronics and Design (ISLPED).

[33]

Sinha, A. and Chandrakasan, A. P. 2001. JouleTrack--a web based tool for software energy profiling. In Design Automation Conference (DAC).

Digital Library

[34]

Talarico, C., Rozenblit, J. W., Malhotra, V., and Stritter, A. 2005. A new framework for power estimation of embedded systems. IEEE Comput. 38, 2 (Feb.), 71--78.

Digital Library

[35]

Tiwari, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. VLSI Syst. 2, 4, 437--445.

Digital Library

[36]

Tiwari, V., Malik, S., Wolfe, A., and Lee, M. T.-C. 1996. Instruction-level power analysis and optimization of software. In IEEE International Conference on VLSI Design.

Digital Library

[37]

Varma, A., Debes, E., Kozintsev, I., and Jacob, B. 2005. Instruction-level power dissipation in the Intel XScale embedded microprocessor. In SPIE's 17th Annual Symposium on Electronic Imaging Science and Technology.

[38]

Ye, W., Vijaykrishnan, N., Kandemir, M., and Irwin, M. J. 2000. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Design Automation Conference (DAC).

Digital Library

Cited By

Chatzopoulos OTrakosa MPapadimitriou GWong WGizopoulos D(2024)SimPoint-Based Microarchitectural Hotspot & Energy-Efficiency Analysis of RISC-V OoO CPUs2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS61541.2024.00021(120-131)Online publication date: 5-May-2024
https://doi.org/10.1109/ISPASS61541.2024.00021
Richa MPrévotet JDardaillon MMroué MSamhat A(2022)High-level power estimation techniques in embedded systems hardware: an overviewThe Journal of Supercomputing10.1007/s11227-022-04798-579:4(3771-3790)Online publication date: 8-Sep-2022
https://dl.acm.org/doi/10.1007/s11227-022-04798-5
Bogdanov L(2020)Transaction Level Energy Modeling of Polyhedral Process Networks2020 XXIX International Scientific Conference Electronics (ET)10.1109/ET50336.2020.9238275(1-4)Online publication date: 16-Sep-2020
https://doi.org/10.1109/ET50336.2020.9238275
Show More Cited By

Index Terms

Accurate and fast system-level power modeling: An XScale-based case study
1. Computer systems organization
  1. Architectures
2. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

Learning-Based, Fine-Grain Power Modeling of System-Level Hardware IPs

Accurate power and performance models are needed to enable rapid, early system-level analysis and optimization. There is, however, a lack of fast yet fine-grain power models of hardware components at such high levels of abstraction. In this article, we ...
Accurate and fast system-level power modeling: An XScale-based case study
Special Section LCTES'05

Accurate and fast system modeling is central to the rapid design space exploration needed for embedded-system design. With fast, complex SoCs playing a central role in such systems, system designers have come to require MIPS-range simulation speeds and ...
Fast and accurate power estimation method based on a PMU counter
ICUIMC '14: Proceedings of the 8th International Conference on Ubiquitous Information Management and Communication

Most mobile computing devices use a battery as their main power source. Efficient power use and management are very important in mobile devices. It is necessary to understand the power consumption of the processor in a mobile device. In this paper, we ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 7, Issue 3

April 2008

437 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1347375

Issue’s Table of Contents

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 08 May 2008

Accepted: 01 April 2006

Revised: 01 February 2006

Received: 01 November 2005

Published in TECS Volume 7, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
713
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chatzopoulos OTrakosa MPapadimitriou GWong WGizopoulos D(2024)SimPoint-Based Microarchitectural Hotspot & Energy-Efficiency Analysis of RISC-V OoO CPUs2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS61541.2024.00021(120-131)Online publication date: 5-May-2024
https://doi.org/10.1109/ISPASS61541.2024.00021
Richa MPrévotet JDardaillon MMroué MSamhat A(2022)High-level power estimation techniques in embedded systems hardware: an overviewThe Journal of Supercomputing10.1007/s11227-022-04798-579:4(3771-3790)Online publication date: 8-Sep-2022
https://dl.acm.org/doi/10.1007/s11227-022-04798-5
Bogdanov L(2020)Transaction Level Energy Modeling of Polyhedral Process Networks2020 XXIX International Scientific Conference Electronics (ET)10.1109/ET50336.2020.9238275(1-4)Online publication date: 16-Sep-2020
https://doi.org/10.1109/ET50336.2020.9238275
Darwish AEl-Moursy MDessouky MDarwish AEl-Moursy MDessouky M(2019)Power Modeling and CharacterizationTransaction-Level Power Modeling10.1007/978-3-030-24827-7_3(47-57)Online publication date: 1-Aug-2019
https://doi.org/10.1007/978-3-030-24827-7_3
Schuermans SLeupers RSchuermans SLeupers R(2018)Related WorkPower Estimation on Electronic System Level using Linear Power Models10.1007/978-3-030-01875-7_2(17-48)Online publication date: 15-Dec-2018
https://doi.org/10.1007/978-3-030-01875-7_2
Bouhadiba TMoy MMaraninchi FMacii E(2013)System-level modeling of energy in TLM for early validation of power and thermal managementProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485671(1609-1614)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485671
Lee CChen CTsay R(2013)A basic-block power annotation approach for fast and accurate embedded software power estimation2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSI-SoC.2013.6673261(118-123)Online publication date: Oct-2013
https://doi.org/10.1109/VLSI-SoC.2013.6673261
Spasic JStefanov T(2013)An accurate energy model for streaming applications mapped on MPSoC platforms2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)10.1109/SAMOS.2013.6621124(205-212)Online publication date: Jul-2013
https://doi.org/10.1109/SAMOS.2013.6621124
Piscitelli RPimentel A(2012)A signature-based power model for MPSoC on FPGAVLSI Design10.1155/2012/1969842012(6-6)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/196984
Kang HYang B(2012)Low-Power Time Deinterleaver for ISDB-T ReceiverIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2012.221335459:10(668-672)Online publication date: Oct-2012
https://doi.org/10.1109/TCSII.2012.2213354
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents