Cache improvement techniques reconsidered: a write-buffer case study
Page 22
Abstract
No abstract available.
- Cache improvement techniques reconsidered: a write-buffer case study
Recommendations
Location cache: a low-power L2 cache system
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designWhile set-associative caches incur fewer misses than direct-mapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are probed in parallel. This paper presents the location cache structure which ...
Comments
Information & Contributors
Information
Published In
Copyright © 2007 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- ACM: Association for Computing Machinery
- IEEE-CS\DATC: IEEE Computer Society
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 14 October 2007
Check for updates
Qualifiers
- Poster
Conference
TAPIA07
Sponsor:
- ACM
- IEEE-CS\DATC
TAPIA07: Richard Tapia Celebration of Diversity in Computing Conference
October 14 - 17, 2007
Florida, Orlando
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 87Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in