Saulo Oliveira Dornellas Luiz
ABSTRACT
In this article, formal models for the data transmission mechanism between ARM and DSP cores of OMAP platform 161x via DSP Gateway are presented. These models are represented as timed automata. The automata for the behavior of tasks running in the DSP when receiving requests of read or write operations from ARM are described. Data transmission between ARM and DSP is modelled according to the mechanism offered by tokliBIOS, the system kernel at DSP side. The formal model presented in this work helps developers to understand the communication mechanisms of DSP Gateway and facilitates its usage and future development.
- R. Alur and D. L. Dill. A theory of timed automata. Theoretical Computer Science, 126(2): 183--235, 1994. Google Scholar
Digital Library
- G. Behrmann, A. David, and K. G. Larsen. A tutorial on UPPAAL. In M. Bernardo and F. Corradini, editors, Formal Methods for the Design of Real-Time Systems; 4th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM-RT 2004, number 3185 in LNCS, pages 200--236. Springer-Verlag, Sept. 2004.Google Scholar
- A. Brekling, M. R. Hansen, and J. Madsen. A timed-automata semantics for a system-level mpsoc model. In Nordic Workshop on Programming Theory. Reykjavik University, 2006.Google Scholar
- T. L. Casavant and J. G. Kuhl. A communicating finite automata approach to modeling distributed computation and its application to distributed decision-making. IEEE Trans. Comput., 39(5):628--639, 1990. Google ScholarDigital Library
- T. Instruments. OMAP 1610. http://focus.ti.com/general/docs/wtbu/wtbuproductcontent.tsp?contentld=4667 navigationld=11994&templateld=6123, 2005. Accessed: September 15, 2007.Google Scholar
- T. Kobayashi. Linux DSP Gateway Specification. http://dspgateway.sourceforge.net/pub/3.3/DSP_Gateway33_spec.pdf, June 2005. Accessed: September 15, 2007.Google Scholar
- T. Kobayashi. Source Package: dspgw-3.3-dsp.tar.bz2. http://prdownloads.sourceforge.net/dspgateway/dspgw-3.3-dsp.tar.bz2?download, June 2005. Accessed: September 15, 2007.Google Scholar
Index Terms
- Formal specification of DSP gateway for data transmission between processor cores of OMAP platform
Recommendations
DSP processor/compiler co-design: a quantitative approach
ISSS '96: Proceedings of the 9th international symposium on System synthesisIn the paper the problem of processor/compiler codesign for digital signal processing and embedded systems is discussed. The main principle we follow is the top-down approach characterized by extensive simulation and quantitative performance evaluation ...
Tuning compiler optimizations for simultaneous multithreading
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on MicroarchitectureCompiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-memory multiprocessors, parallel programs are compiled to minimize sharing, in ...
A unified processor architecture for RISC & VLIW DSP
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIThis paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization ...
Comments