Charbel J. Akl
ABSTRACT
Achieving high-speed signaling across narrow deep-submicron wires with reduced repeater count is a major design challenge. A clocked repeater circuit, called assumer, that allows high-speed point-to-point signaling with single repeater per single-cycle wirelength is presented in this paper. Simulations at the 90-nm node on 3-mm to 10-mm range of wirelength considering minimum pitch intermediate and global metal layers show up to 31% delay reduction and up to 80% less repeater count compared to conventional repeated wires. However, assumer interconnect suffers from switching power overhead. Therefore, the proposed method is only suitable for designs where speed and area are the primary concerns.
- M. T. Bohr, "Interconnect scaling-the real limiter to high performance ULSI," Int. Electron Devices Meeting, Dec. 1994, pp. 241--244.Google Scholar
- H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, May 1985.Google Scholar
- J. Cong, T. Kong, and D. Z. Pan, "Buffer block planning for interconnect--driven floorplanning," in Proc. Int. Conf. Comp. Aided-Design, Nov. 1999, pp. 358--363. Google ScholarDigital Library
- P. Saxena et al., "Repeater scaling and its impact on CAD," IEEE Trans. CAD Integr. Circuits. Syst., Apr. 2004, pp. 451--463. Google ScholarDigital Library
- A. Maheshwari, and W. Burleson, "Differential current--sensing for on--chip interconnects," IEEE Trans. VLSI Syst., vol. 12, no. 12, pp. 1321--1329, Dec. 2004. Google ScholarDigital Library
- I. Dobbelaere, M. Horowitz, and A. El Gamal, "Regenerative feedback repeaters for programmable interconnections," IEEE Jour. Solid--State Circuits, vol. 30, no. 11, Nov. 1995.Google Scholar
- A. Nalamalpu, S. Srinivasan, and W. P. Burleson, "Boosters for driving long onchip interconnects--Design issues, interconnect synthesis, and comparison with repeaters," IEEE Trans. CAD Circuits and Syst., vol. 21, no. 1, pp. 50--62, Jan. 2002. Google ScholarDigital Library
- H. Zhu, R. Shi, C.-K. Cheng, H. Chen, "Approaching speed-of-light distortionless communication for on-chip interconnect," in Proc. ASPDAC, pp. 684--689, Jan. 2007. Google ScholarDigital Library
- H. Kaul, D. Sylvester, "Transition aware global signaling (TAGS)," in Proc. ISQED, pp. 53--59, March 2002. Google ScholarDigital Library
- A. J. Joshi et al., "Design and optimization of on--chip interconnects using wave--pipelined multiplexed routing," IEEE Trans. VLSI Syst., vol. 15, no. 9, pp. 990--1002, Sep. 2007. Google ScholarDigital Library
- C. J. Akl and M. A. Bayoumi, "Transition skew coding: a power and area efficient encoding technique for global on--chip interconnects," in Proc. ASPDAC, pp. 696--701, Jan. 2007. Google ScholarDigital Library
Index Terms
- Assumers for high-speed single and multi-cycle on-chip interconnect with low repeater count
Recommendations
Efficient interconnect design with novel repeater insertion for low power applications
Length of interconnect and number of repeaters are increasing with the advancement in VLSI Technology. Requirement of repeaters is increasing as the length of interconnect is increasing. The power delay product and frequency of operation plays ...
High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
In this paper, we present a mixed design of Low-Swing scheme and Self-Timed Regenerator (LS-STR). Our novel design reduces the energy-delay product (EDP) and eliminates one of the fabrication constraints resulting from multi-threshold transistors ...
VLSI interconnect repeater for sub-threshold applications: a novel approach
ICNVS'10: Proceedings of the 12th international conference on Networking, VLSI and signal processingIn VLSI, as the complexity of the chip is increasing, length of interconnect and number of repeaters are also increasing. The power delay product and frequency of operation plays significant role in designing of repeater. Simulations and calculations ...
Comments