skip to main content
10.1145/1366110.1366187acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

Assumers for high-speed single and multi-cycle on-chip interconnect with low repeater count

Published: 04 May 2008 Publication History

Abstract

Achieving high-speed signaling across narrow deep-submicron wires with reduced repeater count is a major design challenge. A clocked repeater circuit, called assumer, that allows high-speed point-to-point signaling with single repeater per single-cycle wirelength is presented in this paper. Simulations at the 90-nm node on 3-mm to 10-mm range of wirelength considering minimum pitch intermediate and global metal layers show up to 31% delay reduction and up to 80% less repeater count compared to conventional repeated wires. However, assumer interconnect suffers from switching power overhead. Therefore, the proposed method is only suitable for designs where speed and area are the primary concerns.

References

[1]
M. T. Bohr, "Interconnect scaling-the real limiter to high performance ULSI," Int. Electron Devices Meeting, Dec. 1994, pp. 241--244.
[2]
H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, May 1985.
[3]
J. Cong, T. Kong, and D. Z. Pan, "Buffer block planning for interconnect--driven floorplanning," in Proc. Int. Conf. Comp. Aided-Design, Nov. 1999, pp. 358--363.
[4]
P. Saxena et al., "Repeater scaling and its impact on CAD," IEEE Trans. CAD Integr. Circuits. Syst., Apr. 2004, pp. 451--463.
[5]
A. Maheshwari, and W. Burleson, "Differential current--sensing for on--chip interconnects," IEEE Trans. VLSI Syst., vol. 12, no. 12, pp. 1321--1329, Dec. 2004.
[6]
I. Dobbelaere, M. Horowitz, and A. El Gamal, "Regenerative feedback repeaters for programmable interconnections," IEEE Jour. Solid--State Circuits, vol. 30, no. 11, Nov. 1995.
[7]
A. Nalamalpu, S. Srinivasan, and W. P. Burleson, "Boosters for driving long onchip interconnects--Design issues, interconnect synthesis, and comparison with repeaters," IEEE Trans. CAD Circuits and Syst., vol. 21, no. 1, pp. 50--62, Jan. 2002.
[8]
H. Zhu, R. Shi, C.-K. Cheng, H. Chen, "Approaching speed-of-light distortionless communication for on-chip interconnect," in Proc. ASPDAC, pp. 684--689, Jan. 2007.
[9]
H. Kaul, D. Sylvester, "Transition aware global signaling (TAGS)," in Proc. ISQED, pp. 53--59, March 2002.
[10]
A. J. Joshi et al., "Design and optimization of on--chip interconnects using wave--pipelined multiplexed routing," IEEE Trans. VLSI Syst., vol. 15, no. 9, pp. 990--1002, Sep. 2007.
[11]
C. J. Akl and M. A. Bayoumi, "Transition skew coding: a power and area efficient encoding technique for global on--chip interconnects," in Proc. ASPDAC, pp. 696--701, Jan. 2007.

Index Terms

  1. Assumers for high-speed single and multi-cycle on-chip interconnect with low repeater count

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI
    May 2008
    480 pages
    ISBN:9781595939999
    DOI:10.1145/1366110
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 04 May 2008

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. high-speed signaling
    2. repeater
    3. wires

    Qualifiers

    • Research-article

    Conference

    GLSVLSI08
    Sponsor:
    GLSVLSI08: Great Lakes Symposium on VLSI 2008
    May 4 - 6, 2008
    Florida, Orlando, USA

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 118
      Total Downloads
    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 15 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media