12bits 40mhz pipelined ADC with duty-correction circuit
Abstract
References
Index Terms
- 12bits 40mhz pipelined ADC with duty-correction circuit
Recommendations
A 12-bit 100 MS/s pipelined SAR ADC with addition-only digital error correction
A new redundant successive approximation register (SAR) ADC architecture with digital error correction is presented to avoid the comparator offset issue and subtraction operations. A 2-channel 12-bit 100 MS/s SAR ADCs based on the proposed architecture ...
A 10-b 120-MS/s 45 nm CMOS ADC using a re-configurable three-stage switched amplifier
A 10-b 120-MS/s pipeline analog-to-digital converter (ADC) is implemented in a 45 nm CMOS process. Three-stage amplifiers based on reversed nested Miller compensation and Multipath zero cancellation techniques are employed in the input sample-and-hold ...
Design of an ADC for subsampling video applications
This paper describes a 10 bit 30 Msample/s (MSPS) CMOS analog-to-digital converter (ADC) for high-speed signal processing, especially for subsampling applications, for example digital video broadcasting over cable (DVB-C), terrestrial (DVB-T) and ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Vijay Narayanan,
- Zhiyuan Yan,
- Program Chairs:
- Enrico Macii,
- Sanjukta Bhanja
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 213Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in