skip to main content
10.1145/1378533.1378599acmconferencesArticle/Chapter ViewAbstractPublication PagesspaaConference Proceedingsconference-collections
poster

Ased: availability, security, and debugging support usingtransactional memory

Published: 14 June 2008 Publication History

Abstract

We propose ASeD that uses the hardware resources of transactional memory systems for non transactional memory purpose. We show that the hardware components for register checkpointing, data versioning, and conflict detection can be reused as basic building blocks for reliability, security, and debugging support.

References

[1]
L. Hammond, V. Wong, et al. Transactional Memory Coherence and Consistency. In the Proc.of the 31st Intl. Symp. on Computer Architecture (ISCA), Munich, Germany, June 2004.
[2]
K. E. Moore, J. Bobba, et al. LogTM: Log-Based Transactional Memory.In the Proc.of the 12th Intl. Conf.on High-Performance Computer Architecture, Feb. 2006.

Cited By

View all
  • (2011)Monitoring data structures using hardware transactional memoryProceedings of the Second international conference on Runtime verification10.1007/978-3-642-29860-8_26(345-359)Online publication date: 27-Sep-2011

Index Terms

  1. Ased: availability, security, and debugging support usingtransactional memory

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SPAA '08: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
    June 2008
    380 pages
    ISBN:9781595939739
    DOI:10.1145/1378533
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 14 June 2008

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. debugging
    2. reliability
    3. security
    4. transactional memory

    Qualifiers

    • Poster

    Conference

    SPAA08

    Acceptance Rates

    Overall Acceptance Rate 447 of 1,461 submissions, 31%

    Upcoming Conference

    SPAA '25
    37th ACM Symposium on Parallelism in Algorithms and Architectures
    July 28 - August 1, 2025
    Portland , OR , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2011)Monitoring data structures using hardware transactional memoryProceedings of the Second international conference on Runtime verification10.1007/978-3-642-29860-8_26(345-359)Online publication date: 27-Sep-2011

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media