Cited By
View all- Kahng AVaradarajan RWang Z(2024) Hier-RTLMP : A Hierarchical Automatic Macro Placer for Large-Scale Complex IP Blocks IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334628443:5(1552-1565)Online publication date: May-2024
- Agnesina ARajvanshi PYang TPradipta GJiao AKeller BKhailany BRen HChinnery DHui-Ru Jiang I(2023)AutoDMPProceedings of the 2023 International Symposium on Physical Design10.1145/3569052.3578923(149-157)Online publication date: 26-Mar-2023
- Nayak BRay B(2023)ISP: An Improved Slicing Pair Code for Skewed Slicing Floorplan2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID)10.1109/VLSID57277.2023.00051(205-210)Online publication date: Jan-2023
- Show More Cited By