Cited By
View all- Wang BLu Z(2020)Efficient Support of AXI4 Transaction Ordering Requirements in Many-Core ArchitectureIEEE Access10.1109/ACCESS.2020.30290148(182663-182678)Online publication date: 2020
- Lin YYang CHuang JLin THsueh CChang N(2015)System-Level Performance and Power Optimization for MPSoCACM Transactions on Embedded Computing Systems10.1145/265633914:1(1-26)Online publication date: 21-Jan-2015
- Du GLi MLu ZGao MWang C(2014)An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)10.1109/NOCS.2014.7008761(49-56)Online publication date: Sep-2014
- Show More Cited By