Paul D. Franzon
ABSTRACT
High density Through Silicon Vias (TSV) can be used to build 3DICs that enable unique applications in computing, signal processing and memory intensive systems. This paper presents several case studies that are uniquely enhanced through 3D implementation, including a 3D CAM, an FFT processor, and a SAR processor. The CAD flow used to implement for these designs is described. 3DIC requires higher fidelity thermal modeling than 2DIC design. The rationale for this requirement is established and a possible solution is presented.
- W. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. Sule, M. Steer, and P. D. Franzon, "Demystifying 3D ICs: The Pros and Cons of Going Veritical," IEEE Design and Test of Computers, VOl. 222, No. 6, Nov-Dec, 2005, pp. 498--510. Bowman, M., Debray, S. K., and Peterson, L. L. 1993Google Scholar
Digital Library
- E. C. Oh, P. D. Franzon, "Design Considerations and benefits of Three-Dimensional Temary Content Addressable Memory," Proc. IEEE CICC, Oct., 2007.Google Scholar
- H. Hua, "Design and Verification Methodology for Complex Three-Dimensional Digital Integrated Circuits," Ph.D. Dissertation, NC State University, 2006.Google Scholar
- K. Schoenfliess, "Performance Analsysi of System-on-Chip Application of 3D Integrated Circuits," MS. Thesis, NC State University.Google Scholar
- H. P Hofstee, "Future Microprocessors and off-chip SOP Interconnect," in IEEE Trans. Advanced Packaging, Vol. 27, No. 2, May 2004, pp. 301--303.Google ScholarCross Ref
- P. Li, et al., "IC thermal simulation and modeling via efficient multigrid-based approaches." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, Vol. 25, pp. 1763--1776. Google ScholarDigital Library
- P. Phelan and R. Niemann, "Effective Thermal Conductivity of a Thin, Randomly Oriented Composite Material." Journal of Heat Transfer, s.l., ASME, 1998, Vol. 120, pp. 971--976.Google ScholarCross Ref
- J. Wang, et al., "A new approach to modelling the effective thermal conductivity of heterogeneous materials." International Journal of Heat and Mass Transfer, 2006, Vol. 49, pp. 3075--3083.Google ScholarCross Ref
- R. Hoofman, et al., "Challenges in the implementation of low-k dielectrics in the back-end of line." Microelectronic Engineering, 2005, Vol. 80, pp. 337--344. Google ScholarDigital Library
- Z. Luo, et al., "High Performance Transistors Featured in an Aggressively Scaled 45nm Bulk CMOS Technology." 2007. pp. 16--17.Google Scholar
- E. Richard, et al., "Manufacturability and Speed Performance Demonstration of Porous ULK (k=2.5) for a 45nm CMOS Platform." 2007. pp. 178--17.Google Scholar
Index Terms
- Design and CAD for 3D integrated circuits
Recommendations
Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs
SLIP '09: Proceedings of the 11th international workshop on System level interconnect predictionIndividual dies in 3D integrated circuits are connected using through-silicon-vias (TSVs). TSVs not only increase manufacturing cost, but also incur silicon area, delay, and power overhead. However, the effects of TSV overheads have not been studied ...
TSV stress aware timing analysis with applications to 3D-IC layout optimization
DAC '10: Proceedings of the 47th Design Automation ConferenceAs the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and silicon have different coefficients of thermal expansion (CTE), TSV causes ...
Power gating topologies in TSV based 3D integrated circuits
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSITwo topologies are proposed at the physical level to achieve reliable power gating in through silicon via (TSV) based three-dimensional (3D) integrated circuits (ICs). The proposed lumped and distributed power gating topologies address the unique ...
Comments