Chia-Ming Chang
ABSTRACT
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR gates, and buffer gates. If the logic gates at the same level are in different types, which have different timing behaviors, the control of clock skew becomes difficult. Based on that observation, in this paper, we present a novel clock tree design style, called type-matching clock tree, to ensure that the logic gates at the same level are in the same type. We prove that any clock control logic can always be transformed to our type-matching clock tree. Then, based on the idea of type-matching clock tree, we propose a zero skew gated clock tree synthesis algorithm. Compared with the industry-strength gated clock tree synthesis, experimental data show that our approach can significantly reduce the clock skew in every process corner with a small penalty on the clock tree area and the clock tree power consumption.
- T. H. Chao, Y. C. Hsu, M. Ho, K. D. Boese, and A. B. Kahng, "Zero Skew Clock Routing with Minimum Wirelength", IEEE Trans. on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 39, no. 11, pp. 799--814, 1992.Google Scholar
Cross Ref
- A. D. Mehta, Y. P. Chen, N. Menezes, D. F. Wong, and L. T. Pileggi, "Clustering and Load Balancing for Buffered Clock Tree Synthesis", Proc. of IEEE/ACM International Conference on Computer Design, pp. 217--223, 1997. Google ScholarDigital Library
- C. C. Teng, "Method for Balancing a Clock Tree", United States Patent, Patent No. 6351840, 2002.Google Scholar
- R. S. Rodgers and S. T. Evans, "Method and Apparatus for Minimizing Clock Skew in a Balanced Tree when Interfacing to an Unbalanced Load", United States Patent, Patent No. 6769104, 2004.Google Scholar
- G. E. Tellez, A. Farrahi, and M. Sarrafzadeh, "Activity Driven Clock Design for Low Power Circuits", Proc. of IEEE/ACM International Conference on Computer Aided Design, pp. 62--65, 1995. Google ScholarDigital Library
- L. Benini and G. D. Micheli, "Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 630--643, 1996. Google ScholarDigital Library
- Q. Wu, M. Pedram, and X. Wu, "Clock Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Trans. on Circuits and Systems - I: Fundamental, Theory, and Applications, vol. 47, no. 103, pp. 415--420, 2000.Google Scholar
- A. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh, "Activity Driven Clock Design", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 20, no. 6, pp. 705--714, 2001. Google ScholarDigital Library
- J. Oh and M. Pedram, "Gated Clock Routing Minimizing the Switched Capacitances", Proc. of IEEE/ACM Design Automation and Test in Europe, pp. 692--697, 1998. Google ScholarDigital Library
- D. Garret, M. Stan, and A. Dean "Challenges in Clock Gating for a Low Power ASIC Methodology", Proc. of IEEE International Symposium on Low Power Electronics and Design, pp. 176--181, 2002. Google ScholarDigital Library
- D. Borkovic and K. S. McElvain, "Reducing Clock Skew in Clock Gating Circuits", United States Patent, Patent No. 7082582, 2006.Google Scholar
- "Encounter Menu Reference", Product Version 5.2.3, Cadence Inc., 2006.Google Scholar
Index Terms
- Type-matching clock tree for zero skew clock gating
Recommendations
Reducing clock skew variability via cross links
DAC '04: Proceedings of the 41st annual Design Automation ConferenceIncreasingly significant variational effects present a great challenge for delivering desired clock skew reliably. Non-tree clock network has been recognized as a promising approach to overcome the variation problem. Existing non-tree clock routing ...
Clock buffer polarity assignment with skew tuning
A clock polarity assignment method is proposed that reduces the peak current on the vdd/gnd rails of an integrated circuit. The impacts of (i) the output capacitive load on the peak current drawn by the sink-level clock buffers, and (ii) the buffer/...
Zero-Skew Driven Buffered RLC Clock Tree Construction
In nature an unbalanced clock tree exists in a SoC because the clock sinks of IPs have distinct input capacitive loads and internal delays. The construction of a bottom-up RLC clock tree with minimal clock delay and zero skew is crucial to ensure good ...
Comments