Melanie Elm
ABSTRACT
An effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-flops into scan chains, which determines how many chains can be deactivated per pattern.
In this paper, a new method to cluster flip-flops into scan chains is presented, which minimizes the power consumption during test. It is not dependent on a test set and can improve the performance of any test power reduction technique consequently. The approach does not specify any ordering inside the chains and fits seamlessly to any standard tool for scan chain integration.
The application of known test power reduction techniques to the optimized scan chain configurations shows significant improvements for large industrial circuits.
- Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," in Proceedings of the 11th IEEE VLSI Test Symposium (VTS '93), 1993, pp. 4--9.Google Scholar
- C. F. Hawkins and J. Segura, "Test and reliability: Partners in IC manufacturing," IEEE Design & Test of Computers, vol. 16, no. 3 and 4, pp. 64--71, 1999. Google ScholarDigital Library
- P. Girard, "Survey of low-power testing of VLSI circuits," Design & Test of Computers, IEEE, vol. 19, no. 3, pp. 80--90, 2002. Google ScholarDigital Library
- Y. Huang, S. M. Reddy, W.-T. Cheng, P. Reuter, N. Mukherjee, C.-C. Tsai, O. Samman, and Y. Zaidan, "Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm," in Proceedings IEEE International Test Conference, Baltimore, MD, USA, October 7--10, 2002, pp. 74--82. Google ScholarDigital Library
- N. Nicolici and B. M. Al-Hashimi, "Power-conscious test synthesis and scheduling," IEEE Design & Test of Computers, vol. 20, no. 4, pp. 48--55, 2003. Google ScholarDigital Library
- S. Gerstendoerfer and H.-J. Wunderlich, "Minimized power consumption for scan-based BIST," in IEEE International Test Conference (ITC '99), NJ, USA, 27--30 Sept., 1999, pp. 77--84. Google ScholarDigital Library
- Y. Huang, W. Cheng, and J. Rajski, "Compressed pattern diagnosis for scan chain failures," in IEEE International Test Conference (ITC '05), 8--10 Nov., Austin TX, 2005, p. 30.3.Google Scholar
- R. Sankaralingam, N. A. Touba, and B. Pouya, "Reducing power dissipation during test using scan chain disable," in 19th IEEE VLSI Test Symposium (VTS '01), 29 April - 3 May, Marina Del Rey, CA, USA, 2001, pp. 319--325. Google ScholarDigital Library
- C. Zoellin, H.-J. Wunderlich, N. Maeding, and J. Leenstra, "BIST power reduction using scan-chain disable in the Cell processor," in IEEE International Test Conference (ITC '06), Santa Clara, CA, USA, Oct. 24-26, 2006.Google Scholar
- M. E. Imhof, C. G. Zoellin, H.-J. Wunderlich, N. Maeding, and J. Leenstra, "Scan test planning for power reduction," in Proceedings of the 44th Design Automation Conference (DAC '07), San Diego, CA, USA, June 4--8, 2007, pp. 521--526. Google ScholarDigital Library
- K. M. Butler, J. Saxena, T. Fryars, and G. Hetherington, "Minimizing power consumption in scan testing: Pattern generation and DFT techniques," in IEEE International Test Conference (ITC '04), Oct. 26--28, Charlotte, NC, USA, 2004, pp. 355--364. Google ScholarDigital Library
- S. Kajihara, K. Ishida, and K. Miyase, "Test vector modification for power reduction during scan testing," in 20th IEEE VLSI Test Symposium (VTS '02), 28 April - 2 May, Monterey, CA, USA, 2002, pp. 160--165. Google ScholarDigital Library
- P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, "Low power mixed-mode BIST based on mask pattern generation using dual LFSR re-seeding," in 20th International Conference on Computer Design (ICCD '02), VLSI in Computers and Processors, 16--18 Sept., Freiburg, Germany, 2002, pp. 474--479. Google ScholarDigital Library
- J. Lee and N. A. Touba, "Low power test data compression based on LFSR reseeding," in 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD '04), 11--13 Oct., San Jose, CA, USA, 2004, pp. 180--185. Google ScholarDigital Library
- G. Mrugalski, J. Rajski, D. Czysz, and J. Tyszer, "New test data decompressor for low power applications," in Proceedings of the 44th Design Automation Conference (DAC '07), San Diego, CA, USA, June 4--8, 2007, pp. 539--544. Google ScholarDigital Library
- V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy, "Techniques for minimizing power dissipation in scan and combinational circuits during test application," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1325--1333, 1998. Google ScholarDigital Library
- Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and A. Virazel, "Design of routing-constrained low power scan chains," in Design, Automation and Test in Europe (DATE '04), 16--20 Feb., Paris, France, 2004, pp. 62--67. Google ScholarDigital Library
- J. Beausang, C. Ellingham, and M. Robinson, "Integrating scan into hierarchical synthesis methodologies," in Proceedings IEEE International Test Conference (ITC '96), Test and Design Validity, Washington, DC, USA, October 20--25, 1996, pp. 751--756. Google ScholarDigital Library
- M. Hirech, J. Beausang, and X. Gu, "A new approach to scan chain reordering using physical design information," in Proceedings IEEE International Test Conference (ITC '98), Washington, DC, USA, October 18--22, 1998, pp. 348--355. Google ScholarDigital Library
- S. Makar, "A layout-based approach for ordering scan chain flip-flops," in Proceedings IEEE International Test Conference (ITC '98), Washington, DC, USA, October 18--22, 1998, pp. 341--347. Google ScholarDigital Library
- O. E. Cornelia and V. K. Agarwal, Conditional Stuck-at Fault Model for PLA Test Generation. VLSI Design Laboratory, McGill University, 1989.Google Scholar
- I. Hamzaoglu and J. H. Patel, "New techniques for deterministic test pattern generation," in 16th IEEE VLSI Test Symposium (VTS '98), 28 April - 1 May, Princeton, NJ, USA, 1998, pp. 446--452. Google ScholarDigital Library
- P. K. Chan, M. Schlag, and J. Zien, "Spectral k-way ratio-cut partitioning and clustering." in 30th Conference on Design Automation, 14--18 June, 1993, pp. 749--754. Google ScholarDigital Library
- C. Fiduccia and R. Mattheyses, "A linear-time heuristic for improving network partitions." in 19th Conference on Design Automation, 14--16 June, 1982, pp. 175--181. Google ScholarDigital Library
- B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs." Bell System Technical Journal, February, vol. 49, no. 2, pp. 291--307, 1970.Google Scholar
- G. Karypis and V. Kumar, "Multilevel k-way hypergraph partitioning." in Proceedings 36th Design Automation Conference, 21--25 June, New Orleans, LA, USA, 1999, pp. 343--348. Google ScholarDigital Library
- M. Riley, L. Bushard, N. Chelstrom, N. Kiryu, and S. Ferguson, "Testability features of the first-generation Cell processor," in Proceedings of the IEEE International Test Conference (ITC '05), 8--10 Nov., Austin TX, 2005, p. 6.1.Google Scholar
- Y. Tang, H.-J. Wunderlich, H. Vranken, F. Hapke, M. Wittke, P. Engelke, I. Polian, and B. Becker, "X-Masking during logic BIST and its impact on defect coverage," in IEEE International Test Conference (ITC '04), Oct. 25--28, Charlotte, NC, USA, 2004, pp. 442--451. Google ScholarDigital Library
Index Terms
- Scan chain clustering for test power reduction
Recommendations
A power-effective scan architecture using scan flip-flops clustering and post-generation filling
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSIIn this paper, we propose a novel way to save test power, using the DFT based technique as basic method and post-generation filling as complementary. In this architecture, two methods of clustering flip-flops into scan chains are presented. One is ...
Power Reduction in Test-Per-Scan BIST
IOLTW '00: Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW)The input signal activities during test can be much higher than during test. Hence, it is important to reduce power consumption to avoid any failures during test. In this paper, we propose techniques to reduce power dissipations in both the ...
Test Pattern Decompression Using a Scan Chain
DFT '01: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI SystemsIn the paper we propose a method of test pattern compression, which can be used for reducing the memory requirements for storing test patterns. The patterns are decompressed during testing in the scan chain. The test-per-clock testing scheme consists of ...
Comments