Cited By
View all- He HWang JHu J(2015)Collaborative gate implementation selection and adaptivity assignment for robust combinational circuits2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED.2015.7273501(122-127)Online publication date: Jul-2015
- Xu YWang BTeich J(2014)Parametric yield optimization using leakage-yield-driven floorplanning2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2014.6951860(1-6)Online publication date: Sep-2014
- Suresh VBurleson W(2014)Variation Aware Design of Post-Silicon Tunable Clock BufferProceedings of the 2014 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2014.95(1-6)Online publication date: 9-Jul-2014
- Show More Cited By