Giovanni de Micheli
ABSTRACT
The ongoing scaling and hybridization of manufacturing technologies enables us to attain unprecedented levels performance as well as to integrate electronic and fluidic circuits with sensors and actuators. Smart micro/nano systems will be the building blocks of wearable and ambient systems, that gather and integrate heterogeneous data in real time and operate and communicate in a wireless and ultra low power mode. These systems will foster a revolution in health and environmental management, with the final objective of improving security and quality of life. At the same time, they will create a large market of components and systems, and a renewed perspective for electronic design and manufacturing companies.
To accomplish such an ambitious goal, new technologies and architectures must be matched and tailored to the operational environment by solving novel an challenging design and optimization problems, through the creation of novel design methodologies and tools.
Index Terms
- System-level design technologies for heterogeneous distributed systems
Recommendations
Low-leakage robust SRAM cell design for sub-100nm technologies
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation ConferenceA novel low-leakage robust SRAM design for sub-100nm technologies, Hybrid SRAM (HSRAM) cell, is presented in this paper. Leakage power, especially subthreshold leakage and gate leakage, and soft error are challenging the design of SRAM. While these ...
Systems and technologies for Smart Homes/Smart Phones: A study and comparison
ICEMIS '18: Proceedings of the Fourth International Conference on Engineering & MIS 2018This paper provides a comparative study of the advancements in technologies and devices for Smart Home/Smart phone and it explains the design and implementation procedure of embedded Smart Systems. A smart home is a home that is equipped with technology ...
A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies
ICCCT '15: Proceedings of the Sixth International Conference on Computer and Communication Technology 2015Leakage power consumption is a major technical problem besides dynamic power consumption in deep submicron CMOS circuit design. This paper explains various low power VLSI design approaches available for minimizing the leakage power at nanoscale level. ...
Comments