Samuel O. Aletan
- 1.Atkins, Mark "Performance and the i860 Microprocessor'', IEEE MICRO, October 1991, pp. 24-27, 72-78.]] Google Scholar
Digital Library
- 2.Celerity Computing C1260/C1230, ACCEL Architecture Overview, 1985, PN 650, 920, Celerity Computing, 9692 via Excelencia, San Diego, CA 92126.]]Google Scholar
- 3.Cocke, J. and V. Markstain, "The Evolution of RISC Technology at IBM," IBM Journal of Research and Development, Vol. 34, No. 1, January 1990, pp. 4-11.]] Google ScholarDigital Library
- 4.DeRosa, J. A. and H. M. Levy, "An Evaluation of Branch Architectures," Computer Architecture News, Vol. 1, No. 2, June 1987, pp. 10-16.]] Google ScholarDigital Library
- 5.Electronics News, Vol. 33, No. 1674, Monday September 28, 1987.]]Google Scholar
- 6.Gimarc, C. E. and V. M. Milutinovic, "A Survey of RISC Processors and Computers of the Mid-1980s," IEEE COMPUTER, Vol. 20, No. 9, September 1987, pp. 59-69.]] Google ScholarDigital Library
- 7.IBM RISC System/6000 Processor, IBM Journal of Research and Development, Vol. 34, No. 1, January 1990, pp. 1-136.]]Google Scholar
- 8.Lazzerini, Beatrice, "Effective VLSI Processor Architectures for HLL Computers: The RISC Approach," iEEE MICRO, February 1989, pp. 57-65.]] Google ScholarDigital Library
- 9.Markoff, J. "RISC Chips," BYTE, November 1984, pp. 191-206.]]Google Scholar
- 10.McNeley, Kevin J., and Velijko M. Milutinovic, "Emulating a Complex Instruction Set Computer with a RedUced Instruction Set Computer," IEEE MICRO, Feb. 1987, pp. 60-72.]]Google Scholar
- 11.Patterson, D. A., "Reduced Instruction Set Computers", Communications of the ACM, Vol. 28, No. 1, January 1985, pp. 8-21.]] Google ScholarDigital Library
- 12.Patterson, D. A. and R. Piepho, "RISC Assessment: A High-level Language Experiment,'' Symposium of Computer Architecture, ACM SIGARCH, Vol. 10, No. 3, April 1982, pp. 3-8.]] Google ScholarDigital Library
- 13.Pyramid Technology Series 9000, A Datapro Report, August 1987, Datapro Research Corporation, McGraw-Hill, Delran, NI 08075.]]Google Scholar
- 14.Sherbume, R. W. et al., "Datapath Design for RISC," 1982 Conference on Advanced Research in VLSI, M.I.T., January 25, 1982, pp. 53-62.]]Google Scholar
- 15.Simpson, Richard O. "The IBM RT Personal Computer," BYTE, Extra Edition, 1986, pp. 43-78.]] Google ScholarDigital Library
- 16.Stallings, W. Computer Organization and Architecture, Macmillian Publishing company, 1986.]] Google ScholarDigital Library
- 17.Stein, Richard M. "T800 and Counting," BYTE, November 1988, pp. 287-296.]] Google ScholarDigital Library
- 18.The Transputer Handbook, SGS-THOMSON Microelectronics Inc., 1000 East Bell Road, Phoenix, AZ 85022.]]Google Scholar
Index Terms
- An overview of RISC architecture
Recommendations
A unified processor architecture for RISC & VLIW DSP
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIThis paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization ...
Functional unit level parallelism in RISC architecture
FIT '09: Proceedings of the 7th International Conference on Frontiers of Information TechnologyThis paper presents the design and implementation of RISC processor having five stages pipelined architecture. Functional unit parallelism is exploited through the implementation of pipelining in five stages of RISC processor. The hazards which come to ...
Comments