Cited By
View all- Chen YChen TLi LWu RLiu DHu W(2013)Deterministic Replay Using Global ClockACM Transactions on Architecture and Code Optimization10.1145/2445572.244557310:1(1-28)Online publication date: 1-Apr-2013
- Chen YChen TLi LLi LYang LSu MHu W(2013)LDetIEEE Transactions on Computers10.1109/TC.2012.11562:9(1732-1744)Online publication date: 1-Sep-2013
- Neishaburi MZilic Z(2012)An enhanced debug-aware network interface for Network-on-ChipThirteenth International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED.2012.6187569(709-716)Online publication date: Mar-2012
- Show More Cited By