skip to main content
10.1145/1450135.1450168acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation

Published: 19 October 2008 Publication History

Abstract

Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embedded systems. This paper presents a holistic approach to simulate a distributed, embedded system that includes target software, processing units, and abstract RTOS within a virtual prototype environment. The processing unit is modeled by an ISS, which is embedded in a SystemC environment to allow the integration into a platform model. In comparison to existing approaches, the RTOS is not directly running on the ISS but outsourced and replaced by an RTOS model. This step strongly reduces simulation time since the execution on the ISS is much more time consuming in contrast to the execution on the host processor. The results show the theoretical and measured performance gain depending on the RTOS scheduler and task switching.

References

[1]
OSCI. http://www.systemc.org.
[2]
SpecC. http://www.specc.org.
[3]
RTEMS. http://www.rtems.com.
[4]
J. Schnerr, O. Bringmann, A. Viehl, and W. Rosenstiel. High-Performance Timing Simulation of Embedded Software. Proc. of the 45th Design Automation Conference (DAC), Anaheim, CA, USA, 2008.
[5]
T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation. Proc. of the Design, Automation and Test in Europe Conference (DATE), Munich, Germany, 2006.
[6]
K. Karuri, M.A. al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Fine-grained Application Source Code Profiling for ASIP Design. Proc. of 42nd Design Automation Conference (DAC), Anaheim, CA, USA, 2005.
[7]
S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid, and H. Meyr. HySim: a Fast Simulation Framework for Embedded Software Development. Proc. of the 5th international conference on hardware/software codesign and system synthesis (CODES+ISSS), Salzburg, Austria, 2007.
[8]
Y. Hwang, S. Abdi, and D. Gajski. Cycle Approximate Retargettable Performance Estimation at the Transaction Level. Proc. of the Design, Automation and Test in Europe Conference (DATE), Munich, Germany, 2008.
[9]
A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A Universal Techinque for Fast and Flexible Instruction-Set Architecture Simulation. Proc. of the Design Automation Conference (DAC), New Orleans, LA, USA, 2002.
[10]
Simplescalar LLC. http://www.simplescalar.com.
[11]
T. Austin, E. Larson, and D. Ernst. SimpleScalar: an Infrastructure for Computer System Modeling. Computer, 35(2):59--67, 2002.
[12]
L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino. SystemC Co-simulation and Emulation of Multi-Processor SoC Designs. Computer, 36(4):53--59, 2003.
[13]
F. Fummi, S. Martini, G. Perbellini, and M. Poncino. Native ISS-SystemC Integration for the Co-Simulation of Multiprocessor SoC. Proc. of the Design, Automation and Test in Europe Conference (DATE), Paris, France, 2004.
[14]
L. Formaggio, F. Fummi, and G. Pravadelli. A Timing-Accurate HW/SW Cosimulation of an ISS with SystemC. Proc. of the 2nd international conference on hardware/software codesign and system synthesis (CODES+ISSS), Stockholm, Sweden, 2004.
[15]
F. R. Boyer, Liping Yang, E. M. Aboulhamid, L. Charest, and G. Nicolescu. Multiple SimpleScalar Processors, with Introspection, under SystemC. Proc. of the 46th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '03), Cairo, Egypt, 2003.
[16]
R. Zhong, Y. Zhu, W. Chen, M. Lin, and W.-F. Wong. An Inter-Core Communication Enabled Multi-Core Simulator Based on SimpleScalar. Proc. of the 21st International Conference on Advanced Information Networking and Applications Workshops (AINA), Niagara Falls, Canada, 2007.
[17]
A. Gerstlauer, H. Yu, and D. Gajski. RTOS Modeling for System Level Design. Proc. of the Design, Automation and Test in Europe Conference (DATE), Munich, Germany, 2003.
[18]
P. Hastono, S. Klaus, and S.A. Huss. Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems. Forum on Specification & Design Languages (FDL), MACC-University of Lille, France, 2004.
[19]
J. Madsen, K. Virk, and M. J. Gonzalez. A SystemC-Based Abstract Real-Time Operating System Model for Multiprocessor System-on-Chip. Multiprocessor System-on-Chip, Morgan-Kaufmann Publishers, 2004.
[20]
H. Posadas, J. A. Adamez, E. Villar, F. Blasco and F. Escuder. RTOS Modeling in SystemC for Real-Time Embedded SW Simulation: A POSIX Model. Design Automation for Embedded Systems, Vol. 10, No. 4, Springer, 2005.
[21]
H. Yu, A. Gerstlauer, and D. Gajski. RTOS Scheduling in Transaction Level Models. Proc. of the 1st international conference on hardware/software codesign and system synthesis (CODES+ISSS), Newport Beach, CA, USA, 2003.
[22]
R. Le Moigne, O. Pasquier, and J. P. Calvez. A Generic RTOS Model for Realtime Systems Simulation with SystemC. Proc. of the Design, Automation and Test in Europe Conference (DATE), Paris, France, 2004.
[23]
F. Hessel, V. da Rosa, C. Reif, C. Marcon, and T. Dos Santos. Scheduling Refinement in Abstract RTOS Models. ACM Transactions on Embedded Computing Systems, Vol. 5, No. 2, 2006.
[24]
S. Honda, T. Wakabayashi, H. Tomiyama, and H. Takada. RTOS-Centric Hardware/Software Cosimulator for Embedded System Design. Proc. of the 2nd international conference on hardware/software codesign and system synthesis (CODES+ISSS), Stockholm, Sweden, 2004.
[25]
M. Hassan, K. Sakanushi, Y. Takeuchi, and M. Imai. RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC. Proc. of the Design, Automation and Test in Europe Conference (DATE), Munich, Germany, 2005.
[26]
W.-T. Sun and Z. Salcic. Modeling RTOS for Reactive Embedded Systems. Proc. of the 20th International Conference on VLSI Design, Bangalore, India, 2007.
[27]
Y. Yi, D. Kim, and S. Ha. Virtual Synchronization Technique with OS Modeling for Fast and Time-Accurate Cosimulation. Proc. of the 1st international conference on hardware/software codesign and system synthesis (CODES+ISSS), Newport Beach, CA, USA, 2003.
[28]
D. Kim, C.-E. Rhee, Y. Yi, S. Kim, H. Jung, and S. Ha. Virtual Synchronization for Fast Distributed Cosimulation of Dataflow Task Graphs. Proc. of the 15th International Symposium on System Synthesis, Kyoto, Japan, 2002.
[29]
D. Kim, Y. Yi, and S. Ha. Trace-driven HW/SW Cosimulation Using Virtual Synchronization technique. Proc. of the 42nd Design Automation Conference (DAC), Anaheim, CA, USA, 2005.
[30]
Y. Yi, D. Kim, and S. Ha. Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 12, 2007.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
October 2008
288 pages
ISBN:9781605584706
DOI:10.1145/1450135
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2008

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. RTOS modeling
  2. embedded systems
  3. instruction set simulation

Qualifiers

  • Research-article

Conference

ESWEEK 08
ESWEEK 08: Fourth Embedded Systems Week
October 19 - 24, 2008
GA, Atlanta, USA

Acceptance Rates

CODES+ISSS '08 Paper Acceptance Rate 44 of 143 submissions, 31%;
Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 08 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2017)CPS-based Threat Modeling for Critical Infrastructure ProtectionACM SIGMETRICS Performance Evaluation Review10.1145/3152042.315208045:2(129-132)Online publication date: 11-Oct-2017
  • (2017)Black-box Solar Performance ModelingACM SIGMETRICS Performance Evaluation Review10.1145/3152042.315206745:2(79-84)Online publication date: 11-Oct-2017
  • (2017)GPGPU Power Estimation with Core and Memory Frequency ScalingACM SIGMETRICS Performance Evaluation Review10.1145/3152042.315206645:2(73-78)Online publication date: 11-Oct-2017
  • (2017)Phase Balancing in Power Distribution Network with Data CenterACM SIGMETRICS Performance Evaluation Review10.1145/3152042.315206445:2(64-69)Online publication date: 11-Oct-2017
  • (2014)Sexism in the circuitryACM SIGCAS Computers and Society10.1145/2695577.269558244:4(18-29)Online publication date: 8-Dec-2014
  • (2014)Host-Compiled Multicore System Simulation for Early Real-Time Performance EvaluationACM Transactions on Embedded Computing Systems10.1145/267802013:5s(1-26)Online publication date: 15-Dec-2014
  • (2014)Random Projections for Linear Support Vector MachinesACM Transactions on Knowledge Discovery from Data10.1145/26417608:4(1-25)Online publication date: 29-Aug-2014
  • (2014)Virtual Platforms for Model-Based Design of Dependable Cyber-Physical System SoftwareProceedings of the 2014 17th Euromicro Conference on Digital System Design10.1109/DSD.2014.107(246-253)Online publication date: 27-Aug-2014
  • (2013)Automated, retargetable back-annotation for host compiled performance and power modelingProceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis10.5555/2555692.2555728(1-10)Online publication date: 29-Sep-2013
  • (2013)HeroeS: Virtual platform driven integration of heterogeneous software components for multi-core real-time architectures16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013)10.1109/ISORC.2013.6913192(1-8)Online publication date: Jun-2013
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media