research-article

Opposite-phase register switching for peak current minimization

Authors:

Shih-Hsu Huang,

Chia-Ming Chang,

Yow-Tyng NiehAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 14, Issue 1

Article No.: 14, Pages 1 - 29

https://doi.org/10.1145/1455229.1455243

Published: 23 January 2009 Publication History

Abstract

In a synchronous sequential circuit, huge current peaks are often observed at the moment of clock transition (since all registers are clocked). Previous works focus on reducing the number of switching registers. However, even though the switching registers are the same, different combinations of switching directions still result in different peak currents. Based on that observation, in this article, we propose an ECO (engineering change order) approach to minimize the peak current by considering the switching directions of registers. Our approach is well suitable for reducing the peak current in IC testing. Experimental data consistently show that our approach works well in practice.

References

[1]

Benini, L. and Micheli, G. D. 1995. State assignment of low power dissipation. IEEE J. Solid-State Circ. 30, 3, 258--268.

[2]

Dabholkar, V., Chakravarty, S., Pomeranz, I., and Reddy, S. 1998. Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 17, 12, 1325--1333.

Digital Library

[3]

Gao, F. and Hayes, J. P. 2003. ILP-Based Optimization of Sequential Circuits for Low Power. In Proceedings of IEEE International Symposium on Low Power Electronics and Design, 140--145.

Digital Library

[4]

Huang, S. H., Chang, C. M., and Nieh, Y. T. 2006. Fast multi-domain clock skew scheduling for peak current reduction. In Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference, 254--259.

Digital Library

[5]

Huang, S. H., Chang, C. M., and Nieh, Y. T. 2006. State re-encoding for peak current minimization., In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 33--38.

Digital Library

[6]

Kavousianos, X., Bakalis, D., Bellos, M., and Nikolos, D. 2004. An efficient test vector ordering method for low power testing. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, 285--288.

[7]

Lee, C. R., Lee, J. K., Hwang, T., and Tsai, S. C. 2003. Compiler Optimizations on VLIW Instruction Scheduling for Low Power. ACM Trans. Desi. Automat. Electro. Syst. 8, 2, 252--268.

Digital Library

[8]

Lemberski, I., Koegst, M., Cotofona, S., and Juurlink, B. 2002. FSM non-minimal state encoding for low power. In Proceedings of IEEE International Conference on Microelectronics, 605--608.

[9]

Li, W., Reddy, S. M., and Pomeranz, I. 2005. On reducing peak current and power during test. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, 156--161.

Digital Library

[10]

Nieh, Y. T., Huang, S. H., and Hsu, S. Y. 2005. Minimizing peak current via opposite-phase clock tree. In Proceedings of IEEE/ACM Design Automation Conference, 182--185.

Digital Library

[11]

Sankaralingam, R. and Touba, N. A. 2002. Controlling peak power during scan testing. In Proceedings of IEEE VLSI Test Symposium, 153--159.

Digital Library

[12]

Stan, M. R. and Burleson, W. P. 1995. Bus-invert coding for low power I/O. IEEE Trans. VLSI Syst., 3 1, 49--58.

Digital Library

[13]

Vittal, A., Ha, H., Brewer, F., and Marek-Sadowska, M. 1996. Clock skew optimization for ground bounce control. In Proceedings of IEEE/ACM International Conference on Computer Aided Design, 395--399.

Digital Library

[14]

Zhang, J., Zhang, T., Yun, F., and Gui, J. 2007. An adjustable clock scan structure for reducing testing peak. In Proceedings of International Conference on Electronic Measurement and Instruments, 4-373--4-377.

[15]

Zhang, X. and Roy, K. 2000. Peak power reduction in low power bist. In Proceedings of IEEE International Symposium on Quality Electronic Design, 425--432.

Digital Library

Cited By

Al-Failakawi MAhmad I(2015)Minimizing peak current in combinational circuit testJournal of Engineering Research10.7603/s40632-015-0012-93:2Online publication date: 24-Jun-2015
https://doi.org/10.7603/s40632-015-0012-9
Wang LChu ZXia Y(2013)Low Power State Assignment Algorithm for FSMs Considering Peak Current OptimizationJournal of Computer Science and Technology10.1007/s11390-013-1397-228:6(1054-1062)Online publication date: 8-Nov-2013
https://doi.org/10.1007/s11390-013-1397-2

Index Terms

Opposite-phase register switching for peak current minimization
1. Hardware
  1. Electronic design automation
    1. Logic synthesis
      1. Circuit optimization

Recommendations

State re-encoding for peak current minimization
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

In a synchronous finite state machine (FSM), huge current peaks are often observed at the moment of state transition. Previous low power state encoding algorithms focus on the reduction of switching activities of state registers (i.e., state bits). ...
Opposite-Phase Clock Tree for Peak Current Reduction

Although much research effort has been devoted to the minimization of total power consumption caused by the clock tree, no attention has been paid to the minimization of the peak current caused by it. In this paper, we propose an opposite-phase clock ...
A clock control strategy for peak power and RMS current reduction using path clustering

Peak power reduction has been a critical challenge in the design of integrated circuits impacting the chip's performance and reliability. The reduction of peak power also reduces the power density of integrated circuits. Due to large IR-voltage drops in ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 14, Issue 1

January 2009

444 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/1455229

Issue’s Table of Contents

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 23 January 2009

Accepted: 01 August 2008

Revised: 01 October 2007

Received: 01 May 2007

Published in TODAES Volume 14, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

National Science Council Taiwan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
215
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Al-Failakawi MAhmad I(2015)Minimizing peak current in combinational circuit testJournal of Engineering Research10.7603/s40632-015-0012-93:2Online publication date: 24-Jun-2015
https://doi.org/10.7603/s40632-015-0012-9
Wang LChu ZXia Y(2013)Low Power State Assignment Algorithm for FSMs Considering Peak Current OptimizationJournal of Computer Science and Technology10.1007/s11390-013-1397-228:6(1054-1062)Online publication date: 8-Nov-2013
https://doi.org/10.1007/s11390-013-1397-2

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents