R. A. Kudlich
ABSTRACT
Extensive operating experience with the ORDVAC and the ILLIAC has demonstrated to members of the University of Illinois Computer Laboratory the advantages of computers which are direct-coupled and operate asynchronously. This paper describes a set of building block circuits, which is the first result of a program to develop transistor circuits which would be suitable for an asynchronous machine.
- fr1 R. E. Meagher and J. P. Nash, "The ORDVAC," Rev. of Elec. Digital Computers, pp. 37-43; 1952. Google Scholar
Digital Library
- fr2 A. W. Carlson, "High Speed Transistor Flip-Flops," AFCRC Tech. Report 53-16; June, 1953.Google Scholar
- fr3 A. E. Anderson, "Some switching aspects of transistors," The Transistor, Bell Telephone Labs, pp. 283-334; 1951.Google Scholar
- fr4 B. G. Farley, "Dynamics of transistor negative resistance circuits," PROC. IRE, vol. 40, pp. 1497-1508; November, 1952.Google ScholarCross Ref
- fr5 G. L. Pearson and B. Sawyer, "Silicon p-n junction alloy diodes," PROC. IRE, vol. 40, pp. 1348-1351; November, 1952.Google ScholarCross Ref
Recommendations
Transistor and pin reordering for leakage reduction in CMOS circuits
Leakage power is currently a critical problem in nanometer-scale CMOS circuit technology. In this paper, a novel reordering method for reducing the overall leakage currents is proposed for CMOS logic gates, including CMOS complex gates. This new method ...
Modelling of direct tunneling gate leakage current of floating-gate CMOS transistor in sub 100 nm technologies
While floating-gate MOS transistor in mixed-signal applications have been studied in the literature, little has been reported on modeling them with gate leakage current (GLC). This paper presents a simulation model for floating-gate MOS transistor in ...
SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs
We report on a successful fabrication of silicon-based single-electron transistors (SETs) with low RC time constant and their applications to complementary logic cells and SET/field-effect transistor (FET) hybrid integrated circuit. The SETs were ...
Comments