research-article

Free access

On memory system design

Author:

Robert M. MeadeAuthors Info & Claims

AFIPS '70 (Fall): Proceedings of the November 17-19, 1970, fall joint computer conference

Pages 33 - 43

https://doi.org/10.1145/1478462.1478468

Published: 17 November 1970 Publication History

Abstract

A hierarchy of information accessibility exists in every system. Even simple calculators employ a two-level hierarchy consisting of internal registers and external key-entered data. In a typical computer system we find a multilevel hierarchy extending from working registers through random-access main-memory, to direct access devices, to sequential access devices, and on outward to off-line archives.

References

[1]

C J Conti Concepts for buffer storage IEEE Computer Group News Vol 2 No 8 March 1969

[2]

C J Conti D H Gibson S H Pitkowsky Structural aspects of the system/360---Model 85, I.---General organization IBM Systems Journal 7 1 1968

Digital Library

[3]

J S Liptay Structural aspects of the system 360 Model 85, II---The cache IBM Systems Journal 7 1 1968

[4]

T Kilburn Electronic Digital Computing Machine Patent 3,248,702

[5]

T Kilburn D B G Edwards M J Lanigan F H Summer One-level storage system IRE Transactions on Electronic Computers Vol 11 No 2 1962 pp 223--235

[6]

D W Anderson F J Sparacio R M Tomasulo The IBM System/360 Model 91: Machine philosophy and instruction handling IBM Journal Vol 11 No 8 1967

[7]

L Bloom M Cohen S Porter Considerations in the design of a computer with a high logic-to-memory speed ratio Proc of Sessions on Gigacycle Computing Systems AIEE Winter General Meeting January 1962

[8]

D H Gibson Considerations in block oriented systems design AFIPS Proceedings Vol 30 SJCC 1967 pp 75--80

Digital Library

[9]

S S Sisson M J Flynn Addressing patterns and memory handling algorithms AFIPS Proceedings Vol 33 FJCC 1968 pp 957--967

Digital Library

[10]

B S Brawn F G Gustavsen Program behavior in a paging environment AFIPS Proceedings Vol 33 FJCC 1968 pp 1019--1032

Digital Library

[11]

D N Freeman A storage hierarchy system for batch processing AFIPS Proceedings Vol 32 SJCC 1968 p 229

Digital Library

[12]

M H MacDougall Simulation of an ECS-based operating system AFIPS Proceedings Vol 30 SJCC 1967 p 735

Digital Library

[13]

A L Scherr Time-sharing measurement Datamation Vol 12 No 4 April 1966 pp 22--26

[14]

I F Freibergs The dynamic behavior of programs AFIPS Proceedings Vol 33 FJCC 1968 pp 1163--1167

Digital Library

[15]

G E BRYANT JOSS---A statistical summary AFIPS Proceedings Vol 31 FJCC 1967 pp 769--777

Cited By

Smith A(1987)Line (block) size choice for CPU cache memoriesIEEE Transactions on Computers10.1109/TC.1987.500953736:9(1063-1076)Online publication date: 1-Sep-1987
https://dl.acm.org/doi/10.1109/TC.1987.5009537
Yeh PPatel JDavidson E(1983)Shared Cache for Multiple-Stream Computer SystemsIEEE Transactions on Computers10.1109/TC.1983.167612232:1(38-47)Online publication date: 1-Jan-1983
https://dl.acm.org/doi/10.1109/TC.1983.1676122
Patel J(1982)Analysis of Multiprocessors with Private Cache MemoriesIEEE Transactions on Computers10.1109/TC.1982.167599531:4(296-304)Online publication date: 1-Apr-1982
https://dl.acm.org/doi/10.1109/TC.1982.1675995
Show More Cited By

On memory system design
1. General and reference
  1. Cross-computing tools and techniques

Recommendations

Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10

Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent Systems

Replacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10: Proceedings of the 37th annual international symposium on Computer architecture

Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

AFIPS '70 (Fall): Proceedings of the November 17-19, 1970, fall joint computer conference

November 1970

683 pages

ISBN:9781450379045

DOI:10.1145/1478462

Copyright © 1970 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

AFIPS: American Federation of Information Processing Societies

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 November 1970

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
208
Total Downloads

Downloads (Last 12 months)45
Downloads (Last 6 weeks)2

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Smith A(1987)Line (block) size choice for CPU cache memoriesIEEE Transactions on Computers10.1109/TC.1987.500953736:9(1063-1076)Online publication date: 1-Sep-1987
https://dl.acm.org/doi/10.1109/TC.1987.5009537
Yeh PPatel JDavidson E(1983)Shared Cache for Multiple-Stream Computer SystemsIEEE Transactions on Computers10.1109/TC.1983.167612232:1(38-47)Online publication date: 1-Jan-1983
https://dl.acm.org/doi/10.1109/TC.1983.1676122
Patel J(1982)Analysis of Multiprocessors with Private Cache MemoriesIEEE Transactions on Computers10.1109/TC.1982.167599531:4(296-304)Online publication date: 1-Apr-1982
https://dl.acm.org/doi/10.1109/TC.1982.1675995
Rau B(1979)Program Behavior and the Performance of Interleaved MemoriesIEEE Transactions on Computers10.1109/TC.1979.167531928:3(191-199)Online publication date: 1-Mar-1979
https://dl.acm.org/doi/10.1109/TC.1979.1675319
BRIGGS FFU KHWANG KPATEL J(1979) PM 4 —A reconfigurable multiprocessor system for pattern recognition and image processing 1979 International Workshop on Managing Requirements Knowledge (MARK)10.1109/MARK.1979.8817082(255-266)Online publication date: Jun-1979
https://doi.org/10.1109/MARK.1979.8817082
Censier LFeautrier P(1978)A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers10.1109/TC.1978.167501327:12(1112-1118)Online publication date: 1-Dec-1978
https://dl.acm.org/doi/10.1109/TC.1978.1675013
Agrawal OPohm A(1977)Cache memory systems for multiprocessor architectureProceedings of the June 13-16, 1977, national computer conference10.1145/1499402.1499573(955-964)Online publication date: 13-Jun-1977
https://dl.acm.org/doi/10.1145/1499402.1499573
Schneider P(1977)CPU-utilization and secondary-storage performanceProceedings of the June 13-16, 1977, national computer conference10.1145/1499402.1499552(819-825)Online publication date: 13-Jun-1977
https://dl.acm.org/doi/10.1145/1499402.1499552
Tang C(1976)Cache system design in the tightly coupled multiprocessor systemProceedings of the June 7-10, 1976, national computer conference and exposition10.1145/1499799.1499901(749-753)Online publication date: 7-Jun-1976
https://dl.acm.org/doi/10.1145/1499799.1499901
Madnick S(1975)INFOPLEXProceedings of the May 19-22, 1975, national computer conference and exposition10.1145/1499949.1500067(581-586)Online publication date: 19-May-1975
https://dl.acm.org/doi/10.1145/1499949.1500067
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten