research-article

Architectural enhancements in Stratix-III™ and Stratix-IV™

Authors:

Philip PanAuthors Info & Claims

FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Pages 33 - 42

https://doi.org/10.1145/1508128.1508135

Published: 22 February 2009 Publication History

Get Access

Abstract

This paper describes architectural enhancements in the Stratix-III" and Stratix-IV" FPGA architectures. These architectures feature programmable power management, which allows the power and performance of logic and routing to be varied to minimize total power without any performance loss. This paper describes the technique used for programmable power management, and describes the experimental evaluation that led to the choice of regions in these architectures. The memory architecture is also explored by adding heterogeneous memory mapping to the FPGA Modeling Toolkit, and used to explore LUT based memory structures. The ALM structure provides more inputs than required for a simple 6 LUT, which can be used with simple modifications to efficiently support simple dual-ported LUT based RAM. Replacing the Stratix-II" small memory blocks with LUT RAM and changing the size of other two memories is shown to reduce overall core area across a set of benchmark designs.

References

[1]

T. Kawanami et al, "Optimal Set of Body Bias Voltages for an FPGA with Field-Programmable Vth Components", Proc. FPT 2006, pp 329--332

Google Scholar

[2]

V. Betz, J. Rose, and A. Marquardt, "Architecture and CAD for Deep-Submicron FPGAs", Kluwer Academic Publishers, 1999

Digital Library

Google Scholar

[3]

D. Lewis et al, "The Stratix-II" Routing and Logic Architecture", Proc FPGA 2005, pp 14--20

Digital Library

Google Scholar

[4]

D. Lewis et al, "The Stratix" Routing and Logic Architecture", Proc FPGA 2003, pp 12--20

Digital Library

Google Scholar

[5]

Xilinx Inc., "The Programmable Logic Data Book", Xilinx, 1998, p 4--7

Google Scholar

[6]

J. Tschanz, "Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging", Proc ISSCC-2007, pp 292--293

Google Scholar

[7]

J. Kao, M. Miyazaki, and A.R. Chandrakasan, "A 175-mV Multiply-Accumulate Unit Using An Adaptive Supply Voltage and Body Bias Architecture," IEEE J. Solid-State Circuits, pp. 1545--1554 vol. 37, no. 11, Nov., 2002.

Google Scholar

[8]

J. Tschanz et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage", IEEE J. Solid State Circuits, pp 1396--1402, vol 37, no. 11, Nov 2002

Google Scholar

[9]

T. Tuan, S.Kao, A. Rahman, S. Das, S. Trimberger, "A 90nm Low-Power FPGA for Battery-Powered Applications", Proc FPGA-2006, pp 3--11

Digital Library

Google Scholar

[10]

J. Anderson, F. Najm, "Low--Power Programmable Routing Circuitry for FPGAs", Proc. CICC, 2004

Google Scholar

[11]

A. Rahman, S. Das, T. Tuan, A. Rahut, "Heterogeneous Routing Architecture for Low Power FPGA Fabric", Proc.CICC, 2005.

Google Scholar

[12]

F. Li, Y. Lin, L. He, J. Cong, "Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics", Proc. FPGA, 2004.

Digital Library

Google Scholar

[13]

F. Li, Y. Lin, L. He, J. Cong, "FPGA Power Reduction Using Configurable Dual-Vdd", Proc. DAC, 2004.

Digital Library

Google Scholar

[14]

F. Li, Y. Lin, L. He, "A Fully Vdd-Programmable Fabric for Low-Power FPGAs", Proc ICCAD, 2004.

Google Scholar

Cited By

View all

Nikolić SNikolić S(2025)Modeling Programmable Routing in Advanced TechnologiesModern Programmable Interconnect Design10.1007/978-3-031-80629-2_4(73-119)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_4
Nikolić SNikolić S(2025)Where Did the FPGAs Come from and Where Are They Headed?Modern Programmable Interconnect Design10.1007/978-3-031-80629-2_2(13-44)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_2
Wang XStroobandt D(2024)The Influence of Interconnection Complexity on the FPGA CAD FlowProceedings of the 2024 ACM International Workshop on System-Level Interconnect Pathfinding10.1145/3708358.3709350(1-8)Online publication date: 31-Oct-2024
https://dl.acm.org/doi/10.1145/3708358.3709350
Show More Cited By

Index Terms

Architectural enhancements in Stratix-III™ and Stratix-IV™
1. Hardware

Recommendations

The Stratix™ 10 Highly Pipelined FPGA Architecture
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

This paper describes architectural enhancements in the Altera Stratix? 10 HyperFlex? FPGA architecture, fabricated in the Intel 14nm FinFET process. Stratix 10 includes ubiquitous flip-flops in the routing to enable a high degree of pipelining. In ...
Architectural enhancements in Stratix V™
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

This paper describes architectural enhancements in the Altera Stratix-V" FPGA architecture, built on a 28nm TSMC process, together with the data supporting those choices. Among the key features are time borrowing flip-flops, a doubling of the number of ...
The Stratix II logic and routing architecture
FPGA '05: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays

This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be partitioned into two smaller LUTs to efficiently implement circuits ...

Comments

Information & Contributors

Information

Published In

FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

February 2009

302 pages

ISBN:9781605584102

DOI:10.1145/1508128

General Chair:
Paul Chow
University of Toronto, Canada
,
Program Chair:
Peter Cheung
Imperial College London, UK

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 February 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

FPGA '09

Sponsor:

FPGA '09: ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 22 - 24, 2009

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

58
Total Citations
View Citations
846
Total Downloads

Downloads (Last 12 months)24
Downloads (Last 6 weeks)2

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nikolić SNikolić S(2025)Modeling Programmable Routing in Advanced TechnologiesModern Programmable Interconnect Design10.1007/978-3-031-80629-2_4(73-119)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_4
Nikolić SNikolić S(2025)Where Did the FPGAs Come from and Where Are They Headed?Modern Programmable Interconnect Design10.1007/978-3-031-80629-2_2(13-44)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_2
Wang XStroobandt D(2024)The Influence of Interconnection Complexity on the FPGA CAD FlowProceedings of the 2024 ACM International Workshop on System-Level Interconnect Pathfinding10.1145/3708358.3709350(1-8)Online publication date: 31-Oct-2024
https://dl.acm.org/doi/10.1145/3708358.3709350
Nandi PMishra ARao M(2024)GOLDS: Genetic Algorithm-based Optimization of Custom FPGA Architecture Layout Design for Secure SiliconProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658743(92-97)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658743
Shi KWang L(2024)An Open-Source Tool to Model and Explore Complex Routing Architecture for FPGA2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617494(734-739)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10617494
Tu KTang XYu CJosipović LChu ZTu KTang XYu CJosipović LChu Z(2024)Semi-custom EDAFPGA EDA10.1007/978-981-99-7755-0_7(85-109)Online publication date: 1-Feb-2024
https://doi.org/10.1007/978-981-99-7755-0_7
Boutros ABetz V(2024)Field-Programmable Gate Array ArchitectureHandbook of Computer Architecture10.1007/978-981-97-9314-3_49(417-463)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_49
Shi KZhou HWang L(2023)Explore the Feedback Interconnects in Intra-Cluster Routing for FPGAs2023 International Conference on Field Programmable Technology (ICFPT)10.1109/ICFPT59805.2023.00034(250-253)Online publication date: 12-Dec-2023
https://doi.org/10.1109/ICFPT59805.2023.00034
Al-Qawasmi MYe A(2023)Estimating Post-Synthesis Area, Delay, and Leakage Power of Standard Cell Based FPGA Tiles2023 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)10.1109/CCECE58730.2023.10289025(117-123)Online publication date: 24-Sep-2023
https://doi.org/10.1109/CCECE58730.2023.10289025
Boutros ABetz V(2023)Field-Programmable Gate Array ArchitectureHandbook of Computer Architecture10.1007/978-981-15-6401-7_49-1(1-47)Online publication date: 7-Jan-2023
https://doi.org/10.1007/978-981-15-6401-7_49-1
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

The Stratix™ 10 Highly Pipelined FPGA Architecture

Architectural enhancements in Stratix V™

The Stratix II logic and routing architecture

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations