Abhranil Maiti
ABSTRACT
A Physical Unclonable Function in silicon is a die-unique challenge-response function that exploits circuit variations. A PUF has the potential to become an important security solution due to its ability to generate volatile secret keys. Before a PUF can be integrated into a system, its critical quality factors, including uniqueness, reliability and resiliency to different types of attacks, must be ensured. The uniqueness of a PUF is determined by the random inter-die process variations. However, manufacturing process variations have another component, called correlated intra-die variations. This component becomes significant in deep-submicron device technology below 90nm. In this paper, we show that the quality of a ring oscillator (RO) based PUF is affected by correlated intra-die process variation. We present experiments on 90nm FPGA devices and analyze the experimental data to quantify the effect and also propose a method to improve the quality of an RO-PUF by minimizing the effect of correlated intra-die variations.
Index Terms
- Impact and compensation of correlated process variation on ring oscillator based puf
Recommendations
Modeling and performance evaluation of UTB SGOI devices scalable to 22 nm technology node
There is a limit for classical CMOS devices' scaling. So to keep the Moore's law in force, attempts are being made to explore the possibility of designing newer devices. These attempts are in the direction of optimizing the design for high performance ...
An adaptive FPGA architecture with process variation compensation and reduced leakage
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceProcess induced threshold voltage variations bring about fluctuations in circuit delay, that affect the FPGA timing yield. We propose an adaptive FPGA architecture that compensates for these fluctuations. The architecture includes an additional ...
High-Performance High- K /Metal Planar Self-Aligned Gate-All-Around CMOS Devices
By introducing high-K dielectrics and metal gate in our planar self-aligned gate-all-around (GAA) fabrication process, we have successfully fabricated sub-35 nm CMOS devices that exhibit high-performance drive currents (2230/1000 muA/ mum for N/ P at Vd ...
Comments