skip to main content
10.1145/1514932.1514938acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
research-article

Robust interconnect communication capacity algorithm by geometric programming

Published: 29 March 2009 Publication History

Abstract

This paper proposes a new model for interconnect communication capacity in the presence of process variations. Different from previous research works, this model, for the first time, reveals the dependency of interconnect communication capacity on its parasitic parameters. A new method based on Uncertainty Ellipsoid Method (UEM) is applied to optimize the interconnect capacity considering random parameters variations. This new approach incorporates both spatial correlations of intra-die width and parameters variations in the optimization procedure. As is well known, process variation introduces perturbations in the transfer function of interconnect networks. The perturbed transfer function in turn causes variations in the Bit Error Rate (BER). Becoming random, the perturbed BER leads to a changing communication capacity. Based on robust communication theory, we propose a new capacity model which is a function of interconnect geometric parameters. With the help of Geometric Programming (GP) procedure, we use the new model to conduct optimization with regard to the design parameters. Experimental results show that the new model provides less than 7:3% mean square error in capacity prediction comparing with Monte-Carlo method. Based on this bit error value, GP technique is applied to determine the optimal solution, which in return guides the fabrication of interconnects.

References

[1]
R. Singhal, G.S. Choi, R.N. Mahapatra, "Information Theoretic Capacity of Long On-chip Interconnects in the Presence of Crosstalk", ISQED, pp. 407--412, 2006.
[2]
R. Singhal, G.S. Choi, R.N. Mahapatra, "Information Theoretic Approach to Address Delay and Reliability in Long OnChip Interconnects", ICCAD, 2006.
[3]
H. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI", Addison Wesley, 1990.
[4]
Y. Tanji, H. Asai, "Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects", Design Automation Conf., pp. 810--813, 2004.
[5]
M. Takahashi, M. Hashimoto, H. Onodera, "Crosstalk noise estimation for generic RC trees", Int. Conf. on Computer Design, pp. 110--116, 2001.
[6]
X. Qi, B. Kleveland, Y. Zhiping, S. Wong, R. Dutton, T. Young, "On--chip inductance modeling of VLSI interconnects", Solid-State Circuits Conf., pp. 172--173, Feb. 2000.
[7]
Y. Cao, P. Gupta, A.B. Kahng, D. Sylvester, J. Yang, "Design sensitivities to variability: extrapolations and assessments in nanometer VLSI", ASIC/SOC Conf., pp. 411--415, Sep. 2002.
[8]
S.H. Choi, K. Roy, "Noise analysis under capacitive and inductive coupling for high speed circuits", Electronic Design, Test and Applications, pp. 365--369, Jan. 2002.
[9]
F.W. Grover, "Inductance Calculations, Working Formulas and Tables", New York: Dover, 1962.
[10]
J. G. Proakis, M. Salehi, "Fundamentals of Communication Systems", PEARSON, pp. 7--10, 2005.
[11]
S. Boyd, S. J. Kim, L.Vandenberghe, and A. Hassibi, "A tuturial on geometric programming", Standford Unversity Technical Report, 2004.
[12]
M. Chiang, "Geometric Programming for Communication Systems," Now Publishers Inc., 2005.
[13]
Stephen P. Boyd -- Software. available at: http://www.stanford.edu/~boyd/software.html
[14]
J. Singh, Z. Q. Luo, and S. S. Sapatnekar, "Robust Gate Sizing by Geometric Programming", ACM/IEEE Design Automation Conference, pp.315--320, 2005.
[15]
R. A. Johnson and D. W. Wichern, "Applied Multivariate Statistical Analsis," Prentice Hall, Upper Saddle River, NJ, 2002.
[16]
K. Kasamsetty, M. Ketkar, and S. S. Sapatnekar, "A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem", IEEE Trans. on CAD, vol.19, pp. 779--788, Jul. 1998.
[17]
S. Raj, S. B. K. Varudhala, and J. Wang, "A Mdthodology to Improve Timing Yield in the Presence of Process Variations," ACM/IEEE DAC, pp. 448--453, 2004.
[18]
S. H. Choi, B. C. Paul, and K. Roy, "Novel Sizing Algorithm for Yield Improvement under Process Variation in Nanometer Technology," ACM/IEEE DAC, pp. 454--459, 2004.
[19]
E. T. A. F. Jacobs and M. R. C. M. Berkelaar, "Gate Sizing Using a Statistical Delay Model," IEEE DATEA, pp. 283--291, 2000.
[20]
Y. Xu, K. L. Hsiung, and X. Li, "OPERA: Optimization with Ellipsodial Uncertainty for Robust Analog IC Design," ACM/IEEE DAC, pp. 632--637,
[21]
R. A. Johnson and D. W. Wichern. "Applied Multivariate Statistical Analysis," Prentice Hall, Upper Saddle River NJ, 2002.
[22]
S. Boyd, and L. Vandenberghe, "Convex Optimization," Cambridge University Press, pp30, 2004.
[23]
M. Lobo, L. Vandenberghe, S. Boyd, and H. Lebret, "Applications of Second--Order Cone Programming," Linear Algebra and its Applications, pp193--228, Nov. 1998.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISPD '09: Proceedings of the 2009 international symposium on Physical design
March 2009
208 pages
ISBN:9781605584492
DOI:10.1145/1514932
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 March 2009

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. communication capacity
  2. ellipsoid
  3. geometric programming
  4. optimization
  5. process variation
  6. robust
  7. uncertainty

Qualifiers

  • Research-article

Conference

ISPD09
Sponsor:
ISPD09: International Symposium on Physical Design
March 29 - April 1, 2009
California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25
International Symposium on Physical Design
March 16 - 19, 2025
Austin , TX , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 170
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media