Kuang-Yao Lee
ABSTRACT
Redundant via insertion is highly recommended for improving chip yield and reliability. In this paper, we study the problem of double via insertion with wire bending (DVI/WB) in a post-routing stage, where a single via can have at most one redundant via inserted next to it. Aside from this, we are allowed to bend existing signal wires for enhancing the insertion rate of double vias. The goal of DVI/WB is to primarily insert as many double vias as possible and to minimize the amount of layout perturbation as the secondary objective. We formulate the DVI/WB problem as that of finding a minimum-weight maximum independent set (mWMIS) on an enhanced conflict graph. We propose algorithms to perform wire bending and to construct the enhanced conflict graph from a given design. Moreover, we also propose a zero-one integer linear program (0-1 ILP) based approach to solve mWMIS. Experimental results show that our approach can improve the insertion rate by up to 5.58% at the expense of up to 0.37% wirelengh increase when compared with a state-of-the-art double via insertion method that does not consider wire bending.
- K. Rajkanan, "Yield analysis methodology for low defectivity wafer fabs," in Proceedings of the International Workshop on Memory Technology, Design and Testing, 2000, p. 65. Google Scholar
Digital Library
- N. Harrison, "A simple via duplication tool for yield enhancement," in Proceedings of the International Symposium on Defect and Fault-Tolerance in VLSI Systems, 2001, pp. 39--47. Google ScholarDigital Library
- Reference Flow 5.0 and Reference Flow 6.0. Taiwan Semiconductor Manufacturing Company (TSMC).Google Scholar
- J. Wilson and W. Ng, "Improving design robustness with via doubling." Semiconductor International, July 1, 2006.Google Scholar
- G. Xu, L.-D. Huang, D. Z. Pan, and M. D. F. Wong, "Redundant-via enhanced maze routing for yield improvement," in Proceedings of Asia and South Pacific Design Automation Conference, 2005, pp. 1148--1151. Google ScholarDigital Library
- H. Yao, Y. Cai, X. Hong, and Q. Zhou, "Improved multilevel routing with redundant via placement for yield and reliability," in Proceedings of the Great Lakes Symposium on VLSI, 2005, pp. 143--146. Google ScholarDigital Library
- K.-Y. Lee and T.-C. Wang, "Post-routing redundant via insertion for yield/reliability improvement," in Proceedings of Asia and South Pacific Design Automation Conference, 2006, pp. 303--308. Google ScholarDigital Library
- F. Luo, Y. Jia, and W. W.-M. Dai, "Yield-preferred via insertion based on novel geotopological technology," in Proceedings of Asia and South Pacific Design Automation Conference, 2006, pp. 730--735. Google ScholarDigital Library
- H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han, "Full-chip routing considering double-via insertion," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 5, pp. 844--857, May 2008. Google ScholarDigital Library
- K.-Y. Lee, T.-C. Wang, and K.-Y. Chao, "Post-routing redundant via insertion and line end extension with via density consideration," in Proceedings of the International Conference on Computer-Aided Design, 2006, pp. 633--640. Google ScholarDigital Library
- K.-Y. Lee, C.-K. Koh, T.-C. Wang, and K.-Y. Chao, "Fast and optimal redundant via insertion," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 12, pp. 2197--2208, December 2008. Google ScholarDigital Library
- K. McCullen, "Redundant via insertion in restricted topology layouts," in Proceedings of International Symposium on Quality Electronic Design, 2007, pp. 821--828. Google ScholarDigital Library
- A. Guttman, "R-trees: a dynamic index structure for spatial searching," in Proceedings of International Conference on Management of Data, 1984, pp. 47--57. Google ScholarDigital Library
- T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms, 2nd ed. The Massachusetts Institute of Technology Press, 2001. Google ScholarDigital Library
- lp_solve. {Online}. Available: http://lpsolve.sourceforge.netGoogle Scholar
- N. Beckmann, H.-P. Kriegel, R. Schneider, and B. Seeger, "The R*-tree: an efficient and robust access method for points and rectangles," in Proceedings of the International Conference on Management of Data, 1990, pp. 322--331. Google ScholarDigital Library
Index Terms
- Redundant via insertion with wire bending
Recommendations
Optimal post-routing redundant via insertion
ISPD '08: Proceedings of the 2008 international symposium on Physical designRedundant via insertion is highly recommended for improving chip yield and reliability. In this paper, we study the problem of double-cut via insertion (DVI) in a post-routing stage, where a single via can have at most one redundant via inserted next to ...
Enhanced double via insertion using wire bending
Redundant via insertion is highly recommended for improving chip yield and reliability. In this paper, we studied the problem of simultaneous double via insertion and wire bending (DVI/WB) in a postrouting stage, where a single via can have at most one ...
Context-aware Post Routing Redundant Via Insertion
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSIEffective algorithms have been invented for post-routing redundant via insertion (RVI). However, implementations of these algorithms often ignore some practical issues. In this article, we implement a post-routing RVI algorithm that takes into account ...
Comments