Renatas Jakushokas
ABSTRACT
Resource based optimization for high performance integrated circuits is presented. The methodology is applied to simultaneous shield and repeater insertion, resulting in minimum coupling noise under power, delay, and area constraints. Design expressions exhibiting parabolic noise behavior are compared with SPICE simulations. Due to the parabolic coupled noise behavior, the minimum noise is established. Good agreement between the analytic results and SPICE simulations is shown.
- J. S. Choi and K. Lee, "Design of CMOS Tapered Buffer for Minimum Power-Delay Product," IEEE Journal of Solid-State Circuits, Vol. 29, pp. 1142--1145, September 1994.Google Scholar
Cross Ref
- V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS Voltage Interface Circuits for Low Power Systems," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 3.667--3.670, May 2002.Google Scholar
- B. S. Cherkauer and E. G. Friedman, "A Unified Design Methodology for CMOS Tapered Buffers," IEEE Transactions on Very Large Scale Integration Systems, Vol. 3, No. 1, pp. 99--111, March 1995. Google ScholarDigital Library
- H. B. Bakoglu and J. D. Meindl, "Optimal Interconnection Circuits for VLSI," IEEE Transactions on Electron Devices, Vol. 32, No. 5, pp. 903--909, May 1985.Google ScholarCross Ref
- J. Zhang and E. G. Friedman, "Crosstalk Modeling for Coupled RLC Interconnects with Application to Shield Insertion," IEEE Transactions on Very Large Scale Integration Systems, Vol. 14, No. 6, pp. 641--646, June 2006. Google ScholarDigital Library
- A. Carusone, K. Farzan, and D. A. Johns, "Differential Signaling with a Reduced Number of Signal Paths," IEEE Transactions on Circuits and Systems II: Analog and Digital Processing, Vol. 48, pp. 294--300, March 2001.Google ScholarCross Ref
- R. M. Secareanu and E. G. Friedman, "Transparent Repeaters," Proceedings of the IEEE Great Lakes Symposium on VLSI, pp. 63--66, March 2000. Google ScholarDigital Library
- K. Hirose and H. Yassura, "A Bus Delay Reduction Technique Considering Crosstalk," Proceedings of the IEEE Design, Automation, and Test in Europe Conference and Exhibition, pp. 441--445, March 2000. Google ScholarDigital Library
- B. Soudan, "Reducing Mutual Inductance of Wide Signal Buses Trough Swizzling," Proceedings of the IEEE Conference on Electronics, Circuits, and Systems, Vol. 2, pp. 870--873, December 2003.Google Scholar
- M. A. El-Moursy and E. G. Friedman, "Wire Shaping of RLC Interconnects," Integration, the VLSI Journal, Vol. 40, pp. 461--472, July 2007. Google ScholarDigital Library
- G. Chen and E. G. Friedman, "Low-Power Repeaters Driving RC and RLC Interconnects with Delay and Bandwidth Constraints," IEEE Transactions on Very Large Scale Integration Systems, Vol. 14, No. 2, pp. 161--172, February 2006. Google ScholarDigital Library
- T. Zhang and S. S. Sapatnekar, "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing," IEEE Transactions on Very Large Scale Integration Systems, Vol. 15, No. 6, pp. 624--636, June 2007. Google ScholarDigital Library
- A. Devgan, "Efiecient Coupled Noise Estimation for On-Chip Interconnect," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 147--151, November 1997. Google ScholarDigital Library
- J. Zhang and E. G. Friedman, "Effects of Shield Insertion on Reducing Crosstalk Noise Between Coupled Interconnects," Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 2, pp. 529--532, May 2004.Google Scholar
- V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and Systems II: Analog and Digital Processing, Vol. 45, pp. 607--616, May 1998.Google ScholarCross Ref
- "Complete Coupled Noise Model Equation," available online at http://www.ece.rochester.edu/users/jakushok/noiseEq.Google Scholar
Index Terms
- Simultaneous shield and repeater insertion
Recommendations
Repeater and current-sensing hybrid circuits for on-chip interconnects
GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSIDesigning interconnects is becoming an increasingly challenging problem with a few solutions. In this paper hybrid circuit based on the well known delay-optimal repeaters and the recently proposed differential current-sensing is presented. Comparison in ...
Delay and power management of voltage-scaled repeater driven long interconnects
This paper addresses various factors that determine delay and power dissipation of voltage-scaled optimal repeater-chain driven long interconnects. Using SPICE simulation extracted results, an analysis is presented. The analysis shows that by ...
An analysis of interconnect delay minimization by low-voltage repeater insertion
The effect of voltage-scaling on interconnect delay minimization by CMOS-repeater insertion is analyzed. Analytical models are developed to calculate the optimum number of repeaters as function of CMOS supply voltage. The analytically obtained results ...
Comments