skip to main content
10.1145/1531542.1531556acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

VIFI-CMP: variability-tolerant chip-multiprocessors for throughput and power

Published: 10 May 2009 Publication History

Abstract

This paper proposes a new architecture of variability-tolerant chip-multiprocessor. To mitigate the impact of process variability on throughput and power, voltage and frequency islands are introduced into chip-multiprocessors. Thus, voltage island frequency island chip-multiprocessors enable per-core scaling on the supply voltage and operating frequency. It can naturally collaborate with dynamic voltage frequency scaling. The process variations are characterized through an analytical model, and are quantified through Monte Carlo analysis. Compared with the design without process variations, when 70 threads are run on a chip of 70 small cores, our results show throughput degradation is 0.06%, while power reduction is 36.27%.

References

[1]
Chen, T., Liao, G., and Chang, Y. 2008. Predictive formulae for OPC with applications to lithography-friendly routing. In Proceedings of the 45th Annual Conference on Design Automation (Anaheim, CA, Jun. 08-13, 2008). DAC'08. ACM, New York, NY, 510--515.
[2]
Bowman, K. A., Alameldeen, A. R., Srinivasan, S. T., and Wilkerson, C. B. 2007. Impact of die-to-die and within-die parameter variations on the throughput distribution of multicore processors. In Proceedings of the 2007 International Symposium on Low Power Electronics and Design (Portland, OR, USA, Aug. 27-29, 2007). ISLPED'07. ACM, New York, NY, 50--55.
[3]
Herbert, S. and Marculescu, D. 2008. Characterizing chipmultiprocessor variability--tolerance. In Proceedings of the 45th Annual Conference on Design Automation (Anaheim, CA, Jun. 08-13, 2008). DAC'08. ACM, New York, NY, 313--318.
[4]
Sakurai, T. and Newton, A. R. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits 25, 2. (Apr. 1990), 584--594.
[5]
The international technology roadmap for semiconductors (ITRS), 2007. Available: http://www.itrs.net/.
[6]
Sarangi, S. R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., and Torrellas, J. 2008. VARIUS: a model of process variation and resulting timing errors for microarchitects . IEEE Trans on Semiconductor Manufacturing 21, 1. (Feb. 2008), 3--13.
[7]
Box, G. E. P. and Muller, M. E. 1958. A note on the generation of random normal deviates. Ann. Mathematical Statistics 29, 2. (1958), 610--611.
[8]
Brent, R. P. 1973. Algorithms for Minimization without Derivatives, Prentice-Hall, Englewood Cliffs.
[9]
Hennessy, J. L. and Patterson, D. A. 2006. Computer Architecture: a Quantitative Approach, 4th Ed., Morgan Kaufmann.

Cited By

View all
  • (2019)Energy Optimization for Large-Scale 3D Manycores in the Dark-Silicon EraIEEE Access10.1109/ACCESS.2019.2900477(1-1)Online publication date: 2019

Index Terms

  1. VIFI-CMP: variability-tolerant chip-multiprocessors for throughput and power

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI
    May 2009
    558 pages
    ISBN:9781605585222
    DOI:10.1145/1531542
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 10 May 2009

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. chip-multiprocessor
    2. monte carlo analysis
    3. process variation

    Qualifiers

    • Research-article

    Conference

    GLSVLSI '09
    Sponsor:
    GLSVLSI '09: Great Lakes Symposium on VLSI 2009
    May 10 - 12, 2009
    MA, Boston Area, USA

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2019)Energy Optimization for Large-Scale 3D Manycores in the Dark-Silicon EraIEEE Access10.1109/ACCESS.2019.2900477(1-1)Online publication date: 2019

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media