Stephen Jang
Abstract
This article presents a new technology mapper, WireMap. The mapper uses an edge flow heuristic to improve the routability of a mapped design. The heuristic is applied during the iterative mapping optimization to reduce the total number of pin-to-pin connections (or edges). On academic benchmark (ISCAS, MCNC, and ITC designs), the average edge reduction of 9.3% is achieved while maintaining depth and LUT count compared to state-of-the-art technology mapping. Placing and routing the resulting netlists leads to an 8.5% reduction in the total wirelength, a 6.0% reduction in minimum channel width, and a 2.3% reduction in critical path delay. This technique is applied in the Xilinx ISE Design tool to evaluate its effect on industrial Virtex5 circuits. In a set of 20 large designs, we find the edge reduction is 6.8% while total wirelength measured in the placer is reduced by 3.6%. Applying WireMap has an additional advantage of reducing an average number of inputs of LUTs without increasing the total LUT count and depth. The percentages of 5- and 6-LUTs in a typical design are reduced, while the percentages of 2-, 3-, and 4-LUTs are increased. These smaller LUTs can be merged into pairs and implemented using the dual-output LUT structure found in commercial FPGAs. For academic benchmarks, WireMap leads to 9.4% fewer dual-output LUTs after merging. For the industrial designs, WireMap leads to 6.3% fewer dual-output Virtex5 LUTs.
- Ahmed, T., Kundarewich, P. D., Anderson, J. H., Taylor, B., and Aggarwal, R. 2008. Architecture-Specific packing for Virtex-5 FPGAs. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’08). 5--13. Google Scholar
Digital Library
- Altera. 2008. Stratix III device handbook. http://www.altera.com/literature/hb/stx3/stratix3_handbook.pdf.Google Scholar
- Altera. 2004. Improving FPGA performance and area using an adaptive logic module. http://www.altera.com/literature/cp/cp-01004.pdf.Google Scholar
- Berkeley Logic Synthesis and Verification Group. 2007. ABC: A system for sequential synthesis and verification, release 61225. http://www.eecs.berkeley.edu/~alanmi/abc/.Google Scholar
- Betz, V., Rose, J., and Marquardt, A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic. Google ScholarDigital Library
- Chatterjee, S., Mishchenko, A., Brayton, R., Wang, X., and Kam, T. 2005. Reducing structural bias in technology mapping. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD’05). 519--526. Google ScholarDigital Library
- Chen, D. and Cong, J. 2004. DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD’04). 752--757. Google ScholarDigital Library
- Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aided Des. 13, 1, 1--12.Google ScholarDigital Library
- Cong, J., Wu, C., and Ding, Y. 1999. Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’99). 29--36. Google ScholarDigital Library
- Gupta, S., Anderson, A., Farragher, L., and Wang, Q. 2007. CAD techniques for power optimization in Virtex-5 FPGAs. In Proceedings of the Custom Integrated Circuits Conference. 85--88.Google Scholar
- Kahng, A. B. and Reda, S. 2006. A tale of two nets: Studies of wirelength progression in physical design. In Proceedings of the International Workshop on System-Level Interconnect Prediction. Google ScholarDigital Library
- Lehman, E., Watanabe, Y., Grodstein, J., and Harkness, H. 1997. Logic decomposition during technology mapping. IEEE Trans. Comput.-Aided Des. 16, 8, 813--833. Google ScholarDigital Library
- Manohararajah, V., Brown, S. D., and Vranesic, Z. G. 2004. Heuristics for area minimization in LUT-based FPGA technology mapping. In Proceedings of the International Workshop on Logic and Synthesis (IWLS’04). 14--21.Google Scholar
- Mishchenko, A., Chatterjee, S., and Brayton, R. 2006a. Improvements to technology mapping for LUT-based FPGAs. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’06). 41--49. Google ScholarDigital Library
- Mishchenko, A., Chatterjee, S., and Brayton, R. 2006b. DAG-Aware AIG rewriting: A fresh look at combinational logic synthesis. In Proceedings of the IEEE/ACM Design Automation Conference (DAC’06). 532--536. Google ScholarDigital Library
- Mishchenko, A., Brayton, R., Jiang, J.-H. R., and Jang, S. 2007a. SAT-Based logic optimization and resynthesis. In Proceedings of the International Workshop on Logic and Synthesis (IWLS’07). 358--364.Google Scholar
- Mishchenko, A., Cho, S., Chatterjee, S., and Brayton, R. 2007b. Combinational and sequential mapping with priority cuts. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD’07). Google ScholarDigital Library
- Murgai, R., Nishizaki, Y., Shenoy, N., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1990. Logic synthesis for programmable gate arrays. In Proceedings of the IEEE/ACM Design Automation Conference (DAC’07). 620--625. Google ScholarDigital Library
- Pan, P. and Lin, C-C. 1998. A new retiming-based technology mapping algorithm for LUT-based FPGAs. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’98). 35--42. Google ScholarDigital Library
- Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Memo. UCB/ERL M92/41, Department of Electrical Engineering and Computer Science, University of California, Berkeley. May.Google Scholar
- Xilinx. 2006. Achieving higher system performance with the Virtex-5 family of FPGAs. http://www.xilinx.com/support/documentation/white_papers/wp245.pdf.Google Scholar
Index Terms
- WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging
Recommendations
Dual-output LUT merging during FPGA technology mapping
ICCAD '20: Proceedings of the 39th International Conference on Computer-Aided DesignModern commercial Field-Programmable Gate Array (FPGA) architectures support dual-output look-up tables (LUTs). If the number of total inputs in two small LUTs do not exceed the constraint, e.g., 5 in Xilinx UltraScale+ series, we can pack them into one ...
Improvements to technology mapping for LUT-based FPGAs
FPGA '06: Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arraysThe paper presents several improvements to state-of-the-art in FPGA technology mapping exemplified by a recent advanced technology mapper DAOmap [Chen and Cong, ICCAD '04]. Improved cut enumeration computes all K-feasible cuts without pruning for up to ...
WireMap: FPGA technology mapping for improved routability
FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arraysThis paper presents a new technology mapper, WireMap. The mapper uses an edge flow heuristic to improve the routability of a mapped design. The heuristic is applied during the iterative mapping optimization to reduce the total number of pin-to-pin ...
Comments