skip to main content
research-article

A domain-specific approach for software development on Manycore platforms

Published:20 June 2009Publication History
Skip Abstract Section

Abstract

The programming complexity of increasingly parallel processors calls for new tools that assist programmers in utilising the parallel hardware resources. In this paper we present a set of models that we have developed as part of a tool for mapping dataflow graphs onto manycores. One of the models captures the essentials of manycores identified as suitable for signal processing, and which we use as target for our algorithms. As an intermediate representation we introduce timed configuration graphs, which describe the mapping of a model of an application onto a machine model. Moreover, we show how a timed configuration graph by very simple means can be evaluated using an abstract interpretation to obtain performance feedback. This information can be used by our tool and by the programmer in order to discover improved mappings.

References

  1. C. Brooks, E. A. Lee, X. Liu, S. Neuendorffer, Y. Zhao, and H. Zheng. Heterogeneous Concurrent Modeling and Design in Java (Volume 1: Introduction to Ptolemy II). Technical Report UCB/EECS-2008-28, EECS Dept., University of California, Berkeley, Apr 2008.Google ScholarGoogle Scholar
  2. D. Culler, R. Karp, and D. Patterson. LogP: Towards a Realistic Model of Parallel Computation. In Proc. of ACM SIGPLAN Symposium on Principles and Practices of Parallel programming, May 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in stream programs. In Proc. of Twelfth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. G. Kahn. The Semantics of a Simple Language for Parallel Programming. In J. L. Rosenfeld, editor, IFIP Congress 74, pages 471--475, Stockholm, Sweden, August 5-10 1974. North-Holland Publishing Company.Google ScholarGoogle Scholar
  5. R. M. Karp and R. E. Miller. Properties of a Model for Parallel Computations:Determinancy, Termination, Queueing. SIAM Journal of Applied Mathematics, 14(6):1390--1411, November 1966.Google ScholarGoogle ScholarCross RefCross Ref
  6. E. A. Lee and D. G. Messerschmitt. Static Scheduling of Synchronous Data Flow Programs for Signal Processing. IEEE Trans. on Computers, January 1987. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. C. A. Moritz, D. Yeung, and A. Agarwal. SimpleFit: A Framework for Analyzing Design Tradeoffs in Raw Architectures. IEEE Trans. on Parallel and Distributed Systems, 12(6), June 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. T. M. Parks. Bounded Scheduling of Process Networks. PhD thesis, EECS Dept., University of California, Berkeley, Berkeley, CA, USA, 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. H. Sahlin. Introduction and overview of LTE Baseband Algorithms. Powerpoint presentation, Baseband research group, Ericsson AB, February 2007.Google ScholarGoogle Scholar
  10. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. IEEE Micro, 22(2):25--35, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. M. B. Taylor, W. Lee, S. P. Amarasinghe, and A. Agarwal. Scalar Operand Networks. IEEE Trans. on Parallel and Distributed Systems, 16(2):145--162, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A domain-specific approach for software development on Manycore platforms

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM SIGARCH Computer Architecture News
          ACM SIGARCH Computer Architecture News  Volume 36, Issue 5
          December 2008
          111 pages
          ISSN:0163-5964
          DOI:10.1145/1556444
          Issue’s Table of Contents

          Copyright © 2009 Authors

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 20 June 2009

          Check for updates

          Qualifiers

          • research-article

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader