Andrew Seawright
- 1.A. V. Aho, R. Sethi, and J. D. Ullman, Compilers Principles, Techniques, and Tools. Reading: Addison-Wesley 1988.]] Google Scholar
Digital Library
- 2.K.S. Brace, R. L. Rudell, and R. E. Bryant, "Efficient Implemenation of a BDD Package," 27th DAC, pp. 40-45, June 1990.]] Google ScholarDigital Library
- 3.R. E. Bryant, "Graph Based Algorithms for Boolean Function Manipulation," IEEE T-CAD, pp. 677-691, Aug. 1986.]] Google ScholarDigital Library
- 4.S. Carlson, introduction to HDL-Based Design Using VHDL. Mountain View: Synopsys, 1990.]]Google Scholar
- 5.O. Coudert, J. C. Madre, "A Unified Framework for the Formal Verification of Sequential Circuits," ICCAD-90, pp. 126-129, Nov. 1990.]]Google Scholar
- 6.R.W. Floyd, and J. D. Ullman, "The Compilation of Regular Expressions into Integrated Circuits," Jo. ACM. 29:2, 1982.]] Google ScholarDigital Library
- 7.J. E. Hopcroft, J. D. Ullman, Introduction to Automata Theory, Languages, and Computation. Reading: Addison Wesley, 1986.]] Google ScholarDigital Library
- 8.M.A. Jackson, "Constructive Methods of Program Design,"Lecture Notes in Computer Science, Vol. 44, Springer-Verlag, pp. 236- 262, 1976.]] Google ScholarDigital Library
- 9.S.C. Johnson, "Yaee: Yet Another Compiler Compiler," Computhag Science Tech. Rep. 32, AT&T Bell Labs, Murray Hill, NJ 1975.]]Google Scholar
- 10.A. R. Karlin, H. W. Trickey, and J. D. UUman, "Experience with a Regular Expression Compiler," ICCD, pp. 656-665, 1983.]]Google Scholar
- 11.Z. Kohavi, Switching and Finite Automata. New York: McGraw- Hill, 1978.]]Google Scholar
- 12.M. E. Lesk, "Lex -A Lexical Analyzer Generator," Computing Science Tech. Rep. 39, AT&T Bell Labs, Murray HilL NJ 1975.]]Google Scholar
- 13.B. Lin, Synthesis of VZSl Designs with Symbolic Techniques, Ph. D. Thesis, Univ. of Calif., Berkeley, UCB/ERL M91/105, Nov. 1991.]] Google ScholarDigital Library
- 14.S. Malik, A. R. Wang, R. K. Brayton, A. Sangiovanni-V'mcentelli, "Logic Verification Using BDDs in a Logic Synthesis Environment," ICCAD-88, pp. 6-9 Nov. 1988.]]Google Scholar
- 15.A. Seawright, F. Brewer, "Synthesis from Production-Based Specifications," 29th DAC, pp. 194-199, June 1992.]] Google ScholarDigital Library
- 16.H. J. Touati, H. Savoj, B. Lin, R. K. Brayton, and A. Sangiovanni-VincentellL "Implicit State Enumeration of Finite State Machines using BDD's," ICCAD-90 pp. 130-133, Nov. 1990.]]Google Scholar
Index Terms
- High-level symbolic construction technique for high performance sequential synthesis
Recommendations
A comprehensive estimation technique for high-level synthesis
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it accounts for all types of RT level components (FUs, buses, ...
High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective
High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow ...
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Comments