Madhu Saravana Sibi Govindan
Stephen W. Keckler
Doug Burger
ABSTRACT
While researchers have invested substantial effort to build architectural power models, validating such models has proven difficult at best. In this paper, we examine the accuracy of commonly used architectural power models using the TRIPS system as a case study. We use the TRIPS processor because we have ready access to the TRIPS architectural simulators, RTL simulators, and hardware. Access to all three levels of the design provides key insights that are missing from previously published power validation studies. First, we show that applying common architectural power models out-of-the-box to TRIPS results in an underestimate of the total power by 65%. Next, using a detailed breakdown of an accurate RTL power model (6% average error), we identify and quantify the major sources of inaccuracies in the architectural power model. Finally, we show how fixing these sources of errors decreases the inaccuracy to 24%. While further reductions are difficult due to systematic modeling errors in the simulator, we conclude with recommendations on where to focus attention when building architectural power models.
- W. L. Bircher, M. Valluri, J. Law, and L. K. John. Runtime Identification of Microprocessor Energy Saving Opportunities. In International Symposium on Low Power Electronics and Design, pages 275--280, August 2005. Google Scholar
Digital Library
- D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-level Power Analysis and Optimizations. In International Symposium on Computer architecture, pages 83--94, May 2000. Google ScholarDigital Library
- D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald, W. Yoder, and the TRIPS Team. Scaling to the End of Silicon with EDGE architectures. IEEE Computer, 37(7):44--55, July 2004. Google ScholarDigital Library
- R. Y. Chen, R. M. Owens, M. J. Irwin, and R. S. Bajwa. Validation of an Architectural Level Power Analysis Technique. In Design Automation Conference, pages 242--245, June 1998. Google ScholarDigital Library
- http://www.eembc.org.Google Scholar
- J. Engel, T. Guzowksi, A. Hunt, D. Lackey, L. Pickup, R. Proctor, K. Reynolds, A. Rincon, and D. Stauffer. Design Methodology for IBM ASIC Products. IBM Journal of Research and Development, 40(4):387--406, July 1996. Google ScholarDigital Library
- C. Kim, D. Burger, and S. W. Keckler. An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 211--222, October 2002. Google ScholarDigital Library
- N. S. Kim, T. Austin, T. Mudge, and D. Grunwald. Challenges for Architectural Level Power Modeling. In Power Aware Computing, pages 317--337. Kluwer Academic Publishers, Norwell, MA, 2002. Google ScholarDigital Library
- F. J. Mesa-Martinez, J. Nayfach-Battilana, and J. Renau. Power Model Validation Through Thermal Measurements. In International Symposium on Computer Architecture, pages 302--311, June 2007. Google ScholarDigital Library
- Micron Technology Incorporated. Calculating DDR Memory System Power. http://download.micron.com/pdf/technotes/ddr/TN4603.pdf.Google Scholar
- F. N. Najm. A Survey of Power Estimation Techniques in VLSI circuits. IEEE Transactions on Very Large Scale Integrated Systems, 2(4):446--455, December 1994. Google ScholarDigital Library
- K. Natarajan, H. Hanson, S. W. Keckler, C. R. Moore, and D. Burger. Microprocessor Pipeline Energy Analysis. In International Symposium on Low Power Electronics and Design, pages 282--287, August 2003. Google ScholarDigital Library
- M. Nemani and F. Najm. High-level Area and Power Estimation for VLSI Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(6):697--713, June 1999. Google ScholarDigital Library
- H. Shafi, P. J. Bohrer, J. Phelan, C. A. Rusu, and J. L. Peterson. Design and Validation of a Performance and Power Simulator for PowerPC Systems. IBM Journal of Research and Development, 47(5/6):641--651, 2003. Google ScholarDigital Library
- D. Stroobandt and J. V. Campenhout. Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle. In VLSI Design, Special Issue on Physical Design in Deep Submicron, volume 10, pages 1--20, 1999.Google Scholar
- Synopsys, Inc. PrimePower and VCS. www.synopsys.com.Google Scholar
- D. Tarjan, S. Thoziyoor, and N. Jouppi. CACTI 4.0. Technical Report HPL-2006-86, HP Labs, 2006.Google Scholar
- Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report CS-2003-05, University of Virginia, Department of Computer Science, March 2003.Google Scholar
Index Terms
- End-to-end validation of architectural power models
Recommendations
Reducing Rename Logic Complexity for High-Speed and Low-Power Front-End Architectures
In modern day high-performance processors, the complexity of the register rename logic grows along with the pipeline width and leads to larger renaming time delay and higher power consumption. Renaming logic in the front-end of the processor is one of ...
Power and thermal characterization of POWER6 system
PACT '10: Proceedings of the 19th international conference on Parallel architectures and compilation techniquesControlling power consumption and temperature is of major concern for modern computing systems. In this work we characterize thermal behavior and power consumption of an IBM POWER6-based system. We perform the characterization at several levels: ...
A Front-end Execution Architecture for High Energy Efficiency
MICRO-47: Proceedings of the 47th Annual IEEE/ACM International Symposium on MicroarchitectureSmart phones and tablets have recently become widespread and dominant in the computer market. Users require that these mobile devices provide a high-quality experience and an even higher performance. Hence, major developers adopt out-of-order ...
Comments