Ultra low voltage CMOS
Abstract
Index Terms
- Ultra low voltage CMOS
Recommendations
Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
We propose an ultra-low power memory design method based on the ultra-low ( $$\sim $$ ~ 0.2 V) write-bitline voltage swing to reduce the write power dissipation for read-decoupled SRAM (RD-SRAM) cells. By keeping the write bitlines at ground level (0 V) during ...
An energy-efficient and ultra-low-voltage power oscillator in CMOS 65 nm
In a direct modulation scheme and particularly in portable and wireless sensor network applications, the oscillator limits the transmitter efficiency therefore, the oscillator efficiency is critical and high-efficiency and high-power oscillators are ...
An ultra low power low voltage linear PMU for portable applications
SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems designThis paper describes the implementation of a linear power management unit (PMU) for portable devices. The system includes ultra low power current and voltage references, oscillator and 8-bit analog-to-digital converter for power supply monitoring, a ...
Comments
Information & Contributors
Information
Published In

- General Chairs:
- Jörg Henkel,
- Ali Keshavarzi,
- Program Chairs:
- Naehyuck Chang,
- Tahir Ghani
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Tutorial
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 165Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in