skip to main content
research-article
Free access

The Bulk Multicore architecture for improved programmability

Published: 01 December 2009 Publication History

Abstract

Easing the programmer's burden does not compromise system performance or increase the complexity of hardware implementation.

References

[1]
Ahn, W., Qi, S., Lee, J.W., Nicolaides, M., Fang, X., Torrellas, J., Wong, D., and Midkiff, S. BulkCompiler: High-performance sequential consistency through cooperative compiler and hardware support. In Proceedings of the International Symposium on Microarchitecture (New York City, Dec. 12--16). IEEE Press, 2009.
[2]
Ceze, L., Tuck, J., Montesinos, P., and Torrellas, J. BulkSC: Bulk enforcement of sequential consistency. In Proceedings of the International Symposium on Computer Architecture (San Diego, CA, June 9--13). ACM Press, New York, 2007, 278--289.
[3]
Ceze, L., Tuck, J., Cascaval, C., and Torrellas, J. Bulk disambiguation of speculative threads in multiprocessors. In Proceedings of the International Symposium on Computer Architecture (Boston, MA, June 17--21). IEEE Press, 2006, 227--238.
[4]
Choi, J., Lee, K., Loginov, A., O'Callahan, R., Sarkar, V., and Sridharan, M. Efficient and precise data-race detection for multithreaded object-oriented programs. In Proceedings of the Conference on Programming Language Design and Implementation (Berlin, Germany, June 17--19). ACM Press, New York, 2002, 258--269.
[5]
Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., and Olukotun, K. Transactional memory coherence and consistency. In Proceedings of the International Symposium on Computer Architecture (München, Germany, June 19--23). IEEE Press, 2004, 102--113.
[6]
Herlihy M. and Moss, J.E.B. Transactional memory: Architectural support for lock-free data structures. In Proceedings of the International Symposium on Computer Architecture (San Diego, CA, May 16--19). IEEE Press, 1993, 289--300.
[7]
Isard, M. and Birrell, A. Automatic mutual exclusion. In Proceedings of the Workshop on Hot Topics in Operating Systems (San Diego, CA, May 7--9). USENIX, 2007.
[8]
Kuck, D. Facing up to software's greatest challenge: Practical parallel processing. Computers in Physics 11, 3 (1997).
[9]
Lamport, L. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers C-28, 9 (Sept. 1979), 690--691.
[10]
Lamport, L. Time, clocks, and the ordering of events in a distributed system. Commun. ACM 21, 7 (July 1978), 558--565.
[11]
Lu, S., Tucek, J., Qin, F., and Zhou, Y. AVIO: Detecting atomicity violations via access interleaving invariants. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, CA, Oct. 21--25). ACM Press, New York, 2006, 37--48.
[12]
Minh, C., Trautmann, M., Chung, J., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., and Olukotun, K. An effective hybrid transactional memory with strong isolation guarantees. In Proceedings of the International Symposium on Computer Architecture (San Diego, CA, June 9--13). ACM Press, New York, 2007, 69--80.
[13]
Montesinos, P., Ceze, L., and Torrellas, J. DeLorean: Recording and deterministically replaying shared-memory multiprocessor execution efficiently. In Proceedings of the International Symposium on Computer Architecture (Beijing, June 21--25). IEEE Press, 2008, 289--300.
[14]
Musuvathi, M. and Qadeer, S. Iterative context bounding for systematic testing of multithreaded programs. In Proceedings of the Conference on Programming Language Design and Implementation (San Diego, CA, June 10--13). ACM Press, New York, 2007, 446--455.
[15]
Narayanasamy, S., Pereira, C., and Calder, B. Recording shared memory dependencies using strata. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, CA, Oct. 21--25). ACM Press, New York, 2006, 229--240.
[16]
Prvulovic, M. and Torrellas, J. ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In Proceedings of the International Symposium on Computer Architecture (San Diego, CA, June 9--11). IEEE Press, 2003, 110--121.
[17]
Sohi, G., Breach, S., and Vijayakumar, T. Multiscalar processors. In Proceedings of the International Symposium on Computer Architecture (Santa Margherita Ligure, Italy, June 22--24). ACM Press, New York, 1995, 414--425.
[18]
Tuck, J., Ahn, W., Ceze, L., and Torrellas, J. SoftSig: Software-exposed hardware signatures for code analysis and optimization. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (Seattle, WA, Mar. 1--5). ACM Press, New York, 2008, 145--156.
[19]
Vallejo, E., Galluzzi, M., Cristal, A., Vallejo, F., Beivide, R., Stenstrom, P., Smith, J.E., and Valero, M. Implementing kilo-instruction multiprocessors. In Proceedings of the International Conference on Pervasive Services (Santorini, Greece, July 11--14). IEEE Press, 2005, 325--336.
[20]
Xu, M., Bodik, R., and Hill, M.D. A 'flight data recorder' for enabling full-system multiprocessor deterministic replay. In Proceedings of the International Symposium on Computer Architecture (San Diego, CA, June 9--11). IEEE Press, 2003, 122--133.
[21]
Yen, L., Bobba, J., Marty, M., Moore, K., Volos, H., Hill, M., Swift, M., and Wood, D. LogTM-SE: Decoupling hardware transactional memory from caches. In Proceedings of the International Symposium on High Performance Computer Architecture (Phoenix, AZ, Feb. 10--14). IEEE Press, 2007, 261--272.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Communications of the ACM
Communications of the ACM  Volume 52, Issue 12
Finding the Fun in Computer Science Education
December 2009
127 pages
ISSN:0001-0782
EISSN:1557-7317
DOI:10.1145/1610252
Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 December 2009
Published in CACM Volume 52, Issue 12

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article
  • Popular
  • Refereed

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)293
  • Downloads (Last 6 weeks)63
Reflects downloads up to 13 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2017)10 Years of research on debugging concurrent and multicore softwareSoftware Quality Journal10.1007/s11219-015-9301-725:1(49-82)Online publication date: 1-Mar-2017
  • (2014)OmniOrderProceeding of the 41st annual international symposium on Computer architecuture10.5555/2665671.2665734(421-432)Online publication date: 14-Jun-2014
  • (2014)OmniOrderACM SIGARCH Computer Architecture News10.1145/2678373.266573442:3(421-432)Online publication date: 14-Jun-2014
  • (2014)RelaxReplayACM SIGARCH Computer Architecture News10.1145/2654822.254197942:1(223-238)Online publication date: 24-Feb-2014
  • (2014)RelaxReplayACM SIGPLAN Notices10.1145/2644865.254197949:4(223-238)Online publication date: 24-Feb-2014
  • (2014)RelaxReplayProceedings of the 19th international conference on Architectural support for programming languages and operating systems10.1145/2541940.2541979(223-238)Online publication date: 24-Feb-2014
  • (2014)OmniOrder: Directory-based conflict serialization of transactions2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)10.1109/ISCA.2014.6853223(421-432)Online publication date: Jun-2014
  • (2014)Performance Modeling for Hardware Thread-Level SpeculationProceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops10.1109/IPDPSW.2014.163(1457-1464)Online publication date: 19-May-2014
  • (2014)Manual Parallelization Versus State-of-the-Art Parallelization Techniques10.1016/B978-0-12-420232-0.00005-2(203-251)Online publication date: 2014
  • (2013)BulkCommitProceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/2540708.2540740(371-382)Online publication date: 7-Dec-2013
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Digital Edition

View this article in digital edition.

Digital Edition

Magazine Site

View this article on the magazine site (external)

Magazine Site

Login options

Full Access

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media