skip to main content
10.1145/1629435.1629493acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Bottom-up performance analysis considering time slice based software scheduling at system level

Published: 11 October 2009 Publication History

Abstract

In this paper, a novel approach for integrating time slice based resource access in global performance analysis of distributed real-time critical embedded systems is presented. The performance analysis approach itself is based on bottom-up analysis of communicating processes under consideration of synchronization by inter-process communication and complex internal control flows of the processes. This general analysis methodology is extended concerning concurrent occupation of shared resources using time slice based access methods. The defined extensions are parameterizable for describing arbitrary communication media access schedules and software schedules on shared computation resources, although the explicit focus in this paper is on software scheduling. The applicability of the analysis extensions is presented by a case study of a multimedia subsystem implemented in SystemC.

References

[1]
G. Agosta, F. Bruschi, and D. Sciuto. Static Analysis of Transaction-Level Communication Models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27, 2008.
[2]
K. Albers, F. Bodmann, and F. Slomka. Hierarchical event streams and event dependency graphs: A new computational model for embedded real-time systems. In ECRTS '06: Proceedings of the 18th Euromicro Conference on Real-Time Systems, 2006.
[3]
F. L. Baccelli, G. Cohen, G. J. Olsder, and J.-P. Quadrat. Synchronization and linearity, 1992.
[4]
A. Donlin. Transaction level modeling: Flows and use models. In CODES+ISSS'04: Proceedings of the 2nd International Conference on Hardware/Software Codesign and System Synthesis, 2004.
[5]
J. Falk, J. Keinert, C. Haubelt, J. Teich, and S. S. Bhattacharyya. A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications. In EMSOFT '08: Proceedings of the 7th ACM international conference on Embedded software, 2008.
[6]
M. Gonzalez Harbour, J. Gutierrez Garcia, J. Palencia Gutierrez, and J. Drake Moyano. Mast: Modeling and analysis suite for real time applications. In Proc. Real-Time Systems, 13th Euromicro Conference on, 2001.
[7]
M. Hendriks and M. Verhoef. Timed automata based analysis of embedded system architectures. 20th International Parallel and Distributed Processing Symposium IPDPS, 2006.
[8]
A. Hergenhan and W. Rosenstiel. Static Timing Analysis of Embedded Software on Modern Processor Architectures. In Proceedings of the Design, Automation and Test in Europe Conference (DATE), 2000.
[9]
KaSCPar Karlsruhe SystemC Parser Home. www.fzi.de/sim/kascpar.html.
[10]
M. Krause, O. Bringmann, and W. Rosenstiel. Target Software Generation: An Approach for Automatic Mapping of SystemC Specifications onto Real-Time Operating Systems. Springer: Design Automation for Embedded Systems, 2007.
[11]
C. Liu and J. W. Layland. Scheduling algorithms for multiprogramming in hard-real-time environment. Journal of the Association for Computing Machinery, 1973.
[12]
T. Pop, P. Pop, P. Eles, and Z. Peng. Bus access optimisation for flexray-based distributed embedded systems. In DATE '07: Proceedings of the conference on Design, automation and test in Europe, 2007.
[13]
R. Racu, L. Li, R. Henia, A. Hamann, and R. Ernst. Improved response time analysis of tasks scheduled under preemptive Round-Robin. In CODES+ISSS'07: Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007.
[14]
G. Schirner, A. Gerstlauer, and R. Domer. Abstract, Multifaceted Modeling of Embedded Processors for System Level Design. In ASP-DAC '07: Proceedings of the 2007 conference on Asia South Pacific design automation, 2007.
[15]
J. Schnerr, O. Bringmann, A. Viehl, and W. Rosenstiel. High-Performance Timing Simulation of Embedded Software. In Proceedings of the Design Automation Conference (DAC), 2008.
[16]
A. Siebenborn, A. Viehl, O. Bringmann, and W. Rosenstiel. Control-Flow Aware Communication and Conflict Analysis of Parallel Processes. In ASPDAC'07: Proceedings of the 12th Asia and South Pacific Design Automation Conference, 2007.
[17]
A. Viehl, M. Pressler, O. Bringmann, and W. Rosenstiel. White Box Performance Analysis Considering Static Non-Preemptive Software Scheduling. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE), 2009.
[18]
A. Viehl, B. Sander, O. Bringmann, and W. Rosenstiel. Integrated Requirement Evaluation of Non-Functional System-on-Chip Properties. In Proceedings of the Forum on Specification, Verification, and Design Languages (FDL), 2008.
[19]
E. Wandeler and L. Thiele. Optimal TDMA time slot and cycle length allocation for hard real-time systems. In ASP-DAC '06: Proceedings of the 2006 conference on Asia South Pacific design automation, 2006.
[20]
A. Yakovlev, L. Gomes, and L. Lavagno. Hardware Design and Petri Nets. Kluwer, 2000.

Cited By

View all
  • (2011)Towards Accurate Source-Level Annotation of Low-Level Properties Obtained from Optimized Binary CodeSystem Specification and Design Languages10.1007/978-1-4614-1427-8_11(175-190)Online publication date: 8-Nov-2011
  • (2010)SystemverifikationDigitale Hardware/Software-Systeme10.1007/978-3-642-05356-6_8(451-522)Online publication date: 20-May-2010

Index Terms

  1. Bottom-up performance analysis considering time slice based software scheduling at system level

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
    October 2009
    498 pages
    ISBN:9781605586281
    DOI:10.1145/1629435
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 11 October 2009

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. communicating processes
    2. performance analysis
    3. scheduling

    Qualifiers

    • Research-article

    Conference

    ESWeek '09
    ESWeek '09: Fifth Embedded Systems Week
    October 11 - 16, 2009
    Grenoble, France

    Acceptance Rates

    Overall Acceptance Rate 280 of 864 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 08 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2011)Towards Accurate Source-Level Annotation of Low-Level Properties Obtained from Optimized Binary CodeSystem Specification and Design Languages10.1007/978-1-4614-1427-8_11(175-190)Online publication date: 8-Nov-2011
    • (2010)SystemverifikationDigitale Hardware/Software-Systeme10.1007/978-3-642-05356-6_8(451-522)Online publication date: 20-May-2010

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media