Matthias Bo Stuart
ABSTRACT
In the near future, generic System-on-Chip (SoC) platforms will be replacing custom designed SoCs. Such generic platforms require a highly flexible interconnect in order to support a wide variety of applications. The ReNoC architecture provides this by allowing power efficient, application specific topologies to be configured on top of a fixed but reconfigurable physical architecture through a mixture of packet switching and physical circuit switching.
The first contribution of this paper is three novel algorithms that, given an abstract description of the application and the physical architecture, 1) synthesize the application specific topologies, 2) map them onto the physical architecture, and 3) create deadlock free, application specific routing algorithms.
The second contribution is a novel physical architecture based on an extended mesh of ReNoC nodes. We apply our algorithms to a mixture of real and synthetic applications and three different physical architectures. Our results show that the different algorithms' performance are highly dependent on the physical architecture. On average, our novel physical architecture reduces power consumption by 58% compared to a conventional Network-on-Chip.
- M. Al Faruque, T. Ebi, and J. Henkel. Run-time adaptive on-chip communication scheme. 2007 IEEE/ACM International Conference on Computer-Aided Design, pages 26--31, 2007. Google Scholar
Digital Library
- G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 182--187, Stockholm, Sweden, Sept. 8--10 2004. Google ScholarDigital Library
- T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In Proceedings of Design, Automation and Testing in Europe Conference 2005 (DATE05). IEEE, 2005. Google ScholarDigital Library
- L. P. Carloni and A. L. Sangiovanni-Vincentelli. Coping with latency in SoC design. IEEE Micro, Special Issue on Systems on Chip, 22(5):12, Oct. 2002. Google ScholarDigital Library
- J. Chan and S. Parameswaran. NoCOUT : NoC topology generation with mixed packet-switched and point-to-point networks. 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, pages 265--270, 2008. Google ScholarDigital Library
- M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini. Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor socs. Computer Design, 2003. Proceedings. 21st International Conference on, pages 536--539, 2003. Google ScholarDigital Library
- W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the 38th Design Automation Conference (DAC), June 2001. Google ScholarDigital Library
- W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003. Google ScholarDigital Library
- J. Duato. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems, 4(12):1320--1331, 1993. Google ScholarDigital Library
- A. Hansson, M. Coenen, and K. Goossens. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. Proceedings-Design, Automation and Test in Europe, DATE, pages 954--959, 2007. Google ScholarDigital Library
- A. Hansson, K. Goossens, and A. Radulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In Int'l Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Sept. 2005. Google ScholarDigital Library
- J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005. Google ScholarDigital Library
- P. Magarshack and P. G. Paulin. System-on-chip beyond the nanometer wall. In DAC '03: Proceedings of the 40th conference on Design automation, pages 419--424, New York, NY, USA, 2003. ACM Press. Google ScholarDigital Library
- S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo. Designing application-specific networks on chips with floorplan information. Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on, pages 355--362, 2006. Google ScholarDigital Library
- U. Ogras and R. Marculescu. "it's a small world after all": Noc performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7):693--706, 2006. Google ScholarDigital Library
- M. Palesi, R. Holsmark, S. Kumar, and V. Catania. A methodology for design of application specific deadlock-free routing algorithms for NoC systems. In Proc. Intl. Conf. on Hardware--Software Codesign and System Synthesis, Seoul, Korea, Oct. 2006. Google ScholarDigital Library
- E. Salminen, C. Grecu, T. D. Hamalainen, and A. Ivanov. Network-on-chip benchmark specification part 1: Application modelling and hardware description version 1.0. Technical report, OCP (http://www.ocpip.org), 2008.Google Scholar
- M. Stensgaard and J. Sparsø. ReNoC: A network-on-chip architecture with reconfigurable topology. Second ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2008), pages 55--64, 2008. Google ScholarDigital Library
Index Terms
- Synthesis of topology configurations and deadlock free routing algorithms for ReNoC-based systems-on-chip
Recommendations
The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation
This article presents a reconfigurable network-on-chip architecture called ReNoC, which is intended for use in general-purpose multiprocessor system-on-chip platforms, and which enables application-specific logical NoC topologies to be configured, thus ...
ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology
NOCS '08: Proceedings of the Second ACM/IEEE International Symposium on Networks-on-ChipThis paper presents a Network-on-Chip (NoC) architecture that enables the network topology to be reconfigured. The architecture thus enables a generalized System-on-Chip (SoC) platform in which the topology can be customized for the application that is ...
A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Network-on-chip-based communication schemes represent a promising solution to the increasing complexity of system-on-chip problems. In this paper, we propose a new mesh-like topology called the shortly connected mesh technology (ScMesh), which is based ...
Comments