Cited By
View all- Shah ANayyar RSinha A(2019)Silicon Proven Timing Signoff Methodology using Hazard-Free Robust Path Delay Tests2019 IEEE 37th VLSI Test Symposium (VTS)10.1109/VTS.2019.8758603(1-6)Online publication date: Apr-2019
- Ishida TNitta IHomma KKanazawa YKomatsu H(2012)Speed-path analysis for multi-path failed latches with random variationThirteenth International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED.2012.6187547(545-552)Online publication date: Mar-2012
- Sanchez ESquillero GTonda A(2011)Post-silicon failing-test generation through evolutionary computation2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip10.1109/VLSISoC.2011.6081667(164-167)Online publication date: Oct-2011
- Show More Cited By