skip to main content
10.1145/1629911.1630060acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Spectrum: a hybrid nanophotonic-electric on-chip network

Published: 26 July 2009 Publication History

Abstract

On many-core chip designs, short, often-multicast, latency-critical messages, used extensively in high-level coherence and synchronization protocols, often become the bottleneck of parallel performance scaling. This paper presents Spectrum, a hybrid nanophotonic-electric on-chip network that optimizes both throughput and latency. Spectrum's novel planar nanophotonic subnetwork broadcasts latency-critical messages through a wavelength-division multiplexed (WDM) two-dimensional waveguide. Spectrum's throughput-optimized packet-switching electrical subnetwork handles high bandwidth traffic. Overall, Spectrum delivers an almost ideal CMOS-compatible interconnection network for many-core systems.

References

[1]
P. Gratz, et al., "On-chip interconnection networks of the TRIPS chip," IEEE Micro, vol. 27, no. 5, pp. 41--50, Sept.-Oct. 2007.
[2]
"Tilera TILE64 chip-multiprocessor," http://www.tilera.com.
[3]
S. Vangal, et al., "An 80-tile 1.28TFLOPS networks-on-chip in 65nm CMOS," in Proc. Int. Solid-State Circuits Conf., Feb. 2007.
[4]
M. M. K. Martin, "Token coherence," Ph.D. dissertation, Univerity of Wisconsin-Madison, 2003.
[5]
N. E. Jerger, L.-S. Peh, and M. Lipasti, "Virtual circuit tree multicasting: A case for on-chip hardware multicast support," in Proc. Int. Symp. Computer Architecture, June 2008, pp. 229--240.
[6]
R. Beausoleil, et al., "Nanoelectronic and nanophotonic interconnect," Proceedings of the IEEE, vol. 96, no. 2, pp. 230--247, Feb. 2008.
[7]
P. Dainesi, et al., "3-D integrable optoelectronic devices for telecommunications ICs," in Proc. Int. Solid-State Circuits Conf., vol. 1, 2002, pp. 360--473.
[8]
M. Haurylau, et al., "On-chip optical interconnect roadmap: challenges and critical directions," Group IV Photonics, 2005. 2nd IEEE International Conference on, pp. 17--19, 21--23 Sept. 2005.
[9]
N. Kirman, et al., "On-chip optical technology in future bus based multicore designs," IEEE Micro, vol. 27, no. 1, pp. 56--66, 2007.
[10]
A. Shacham, K. Bergman, and L. Carloni, "Photonic networks-on-chip for future generations of chip multiprocessors," Computers, IEEE Transactions on, vol. 57, no. 9, pp. 1246--1260, Sept. 2008.
[11]
D. Vantrease, et al., "Corona: System implications of emerging nanophotonic technology," in Proc. Int. Symp. Computer Architecture, 2008, pp. 153--164.
[12]
M. Petracca, et al., "Design exploration of optical interconnection networks for chip multiprocessors," in Proc. of Symp. on High Performance Interconnects, 2008, pp. 31--40.
[13]
J. K. S. Poon, et al., "Wide-range tuning of polymer microring resonators by the photobleaching of the cld-1 chromophores," Optics Letters, vol. 29(22), pp. 2584--2586, 2004.
[14]
Q. Xu, et al., "12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators," Optics Express, vol. 15, no. 2, pp. 430--436, 2007.
[15]
B. E. Little, et al., "Wavelength switching and routing using absorption and resonance," IEEE Photonics Technology Letters, vol. 10, no. 6, p. 816=818, 1998.
[16]
Y. A. Vlasov and S. J. McNab, "Losses in single-mode silicon-on-insulator strip waveguides and bends," Optics Express, vol. 12, no. 8, pp. 622--631, 2004.
[17]
A. A. Pistolkors, "Theory of the circular diffraction antenna," Proceedings of the IRE, vol. 36, no. 1, pp. 56--60, 1948.
[18]
C. H. Cox, Analog Optical Links: Theory and Practice. Cambridge University Press, 2006.
[19]
Q. Xu, D. Fattal, and R. G. Beausoleil, "Silicon micro-ring resonator with 1.5 μm radius," Optics Express, vol. 16, no. 6, pp. 4309--4315, 2008.
[20]
E. M. McKenna, et al., "Comparison of r 33 values for aj404 films prepared with parallel plate and corona poling," Journal of the Optical Society B, vol. 24, no. 11, pp. 2888--2892, 2007.
[21]
M. Sumetsky, "Vertically-stacked multi-ring resonator," Optics Express, vol. 13, no. 17, pp. 6354--6375, 2005.
[22]
T. K. Woodwqard and A. V. Krishnamoorthy, "1Gb/s integrated optical detectors and receivers in commercial CMOS technologies," IEEE Journal of Selected Topics in Quantum Electronics, vol. 5, no. 2, pp. 146--156, 1999.
[23]
J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for onchip networks," Computer Architecture Letters, vol. 6, no. 2, pp. 37--40, Feb. 2007.
[24]
A. Kumar, et al., "Express virtual channels: towards the ideal interconnection fabric," in Proc. Int. Symp. Computer Architecture, 2007, pp. 150--161.
[25]
R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. Int. Symp. Computer Architecture, 2004, pp. 188--197.
[26]
K. Banerjee, et al., "3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems," Proc. IEEE, vol. 89, no. 5, 2001.
[27]
A. W. Topol, et al., "Three-dimensional integrated circuits," IBM J. Research and Development, vol. 4, pp. 491--506, 2006.
[28]
J. Kim, et al., "A novel dimensionally-decomposed router for on-chip communication in 3D architectures," in Proc. Int. Symp. Computer Architecture, June 2007.
[29]
G. Chen, et al., "Predictions of CMOS compatible on-chip optical interconnect," Integration, the VLSI Journal, vol. 40, no. 4, pp. 434--446, 2007.
[30]
S. Thoziyoor, N. Muralimanohar, and N. Jouppi, "Cacti 5.0," Hewlett-Packard, Tech. Rep., Oct. 2007.
[31]
N. L. Binkert, et al., "The M5 simulator: Modeling networked systems," Proc. Int. Symp. Microarchitecture, vol. 26, no. 4, pp. 52--60, 2006.
[32]
"SPLASH2 website," http://www-flash.stanford.edu/apps/SPLASH/.
[33]
M.-L. Li, et al., "The ALPbench benchmark suite for complex multimedia applications," in Int. Symp. Workload Characterization, Oct. 2005, pp. 34--35.
[34]
"Transaction processing and database benchmarks," http://www.tpc.org.
[35]
"Java business benchmark," http://www.spec.org.

Cited By

View all
  • (2024)Towards Efficient On-Chip Communication: A Survey on Silicon Nanophotonics and Optical Networks-on-ChipJournal of Systems Architecture10.1016/j.sysarc.2024.103171152(103171)Online publication date: Jul-2024
  • (2021)Silicon photonics for terabit/s communication in data centers and exascale computersSolid-State Electronics10.1016/j.sse.2020.107928179(107928)Online publication date: May-2021
  • (2020)CAMON: Low-Cost Silicon Photonic Chiplet for Manycore ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2019.292649539:9(1820-1833)Online publication date: Sep-2020
  • Show More Cited By

Index Terms

  1. Spectrum: a hybrid nanophotonic-electric on-chip network

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '09: Proceedings of the 46th Annual Design Automation Conference
    July 2009
    994 pages
    ISBN:9781605584973
    DOI:10.1145/1629911
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 26 July 2009

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Networks-on-Chip
    2. optical communication
    3. silicon photonics

    Qualifiers

    • Research-article

    Funding Sources

    Conference

    DAC '09
    Sponsor:
    DAC '09: The 46th Annual Design Automation Conference 2009
    July 26 - 31, 2009
    California, San Francisco

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)3
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Towards Efficient On-Chip Communication: A Survey on Silicon Nanophotonics and Optical Networks-on-ChipJournal of Systems Architecture10.1016/j.sysarc.2024.103171152(103171)Online publication date: Jul-2024
    • (2021)Silicon photonics for terabit/s communication in data centers and exascale computersSolid-State Electronics10.1016/j.sse.2020.107928179(107928)Online publication date: May-2021
    • (2020)CAMON: Low-Cost Silicon Photonic Chiplet for Manycore ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2019.292649539:9(1820-1833)Online publication date: Sep-2020
    • (2018)Towards Maximum Energy Efficiency in Nanophotonic Interconnects with Thermal-Aware On-Chip Laser TuningIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2016.25616236:3(343-356)Online publication date: 1-Jul-2018
    • (2016)A Software Framework for Rapid Application-Specific Hybrid Photonic Network-on-Chip SynthesisElectronics10.3390/electronics50200215:2(21)Online publication date: 14-May-2016
    • (2016)Electro-Photonic NoC Designs for Kilocore SystemsACM Journal on Emerging Technologies in Computing Systems10.1145/296761413:2(1-25)Online publication date: 3-Nov-2016
    • (2015)mNoCACM Journal on Emerging Technologies in Computing Systems10.1145/270024112:1(1-25)Online publication date: 3-Aug-2015
    • (2015)An Inter/Intra-Chip Optical Network for Manycore ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.231908923:4(678-691)Online publication date: Apr-2015
    • (2014)SUORACM Journal on Emerging Technologies in Computing Systems10.1145/260007210:4(1-25)Online publication date: 2-Jun-2014
    • (2014)METEORACM Transactions on Embedded Computing Systems10.1145/256794013:3s(1-33)Online publication date: 28-Mar-2014
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media