Vinay Hanumaiah
Ravishankar Rao
ABSTRACT
It is known that temperature gradients and thermal hotspots affect the reliability of microprocessors. Temperature is also an important constraint when maximizing the performance of processors. Although DVFS and DFS can be used to extract higher performance from temperature and power constrained single core processors, the full potential of multi-core performance cannot be exploited without the use of thread migration or task-to-core allocation schemes. In this paper, we formulate the problem of throughput-optimal task allocation on thermally constrained multi-core processors, and present a novel solution that includes optimal speed throttling. We show that the algorithms are implementable in real time and can be implemented in operating system's dynamic scheduling policy. The method presented here can result in a significant improvement in throughput over existing methods (5X over a naive scheme).
- NAS Parallel Benchmarks. http://www.nas.nasa.gov/Resources/Software/npb.html.Google Scholar
- SPEC CPU2000 Benchmarks. http://www.spec.org/benchmarks.html.Google Scholar
- S. Borkar. Thousand core chips: A technology perspective. In DAC, pages 746--749, 2007. Google ScholarDigital Library
- D. Brooks and M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Proc. HPCA, pages 171--182, 2001. Google ScholarDigital Library
- J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. SIGARCH Comput. Archit. News, 34(2):78--88, 2006. Google ScholarDigital Library
- D. Wentzlaff et al. On-chip interconnection architecture of the Tile Processor. IEEE Micro, 27(5):15--31, 2007. Google ScholarDigital Library
- K. Skadron et al. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management. In Proc. HPCA'02, pages 17--28, 2002. Google ScholarDigital Library
- M. D. Powell et al. Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system. SIGOPS Oper. Syst. Rev., 38(5):260--270, 2004.Google ScholarDigital Library
- M. Monchiero et al. Power/performance/thermal design-space exploration for multicore architectures. IEEE Trans. Parallel Distrib. Syst., 19(5):666--681, 2008. Google ScholarDigital Library
- P. Chaparro et al. Understanding the thermal implications of multicore architectures. TPDS, 18(8):1055--1065, 2007. Google ScholarDigital Library
- P. Michaud et al. A study of thread migration in temperature-constrained multicores. ACM Trans. Archit. Code Optim., 4(2):9-1--9-28, 2007. Google ScholarDigital Library
- S. Murali et al. Temperature-aware processor frequency assignment for MPSoCs using convex optimization. In Proc. CODES+ISSS, pages 111--116, 2007. Google ScholarDigital Library
- T. Constantinou et al. Performance implications of single thread migration on a chip multi-core. ACM SIGARCH, 33(4):80--91, 2005. Google ScholarDigital Library
- W. Huang et al. An improved block-based thermal model in hotspot 4.0 with granularity considerations. In WDDD, 2007.Google Scholar
- W. Liao et al. Temperature and supply voltage aware performance and power modeling at microarchitecture level. TCAD, 24(7):1042--1053, 2005. Google ScholarDigital Library
- Y. Han et al. Temptor: A lightweight runtime temperature monitoring tool using performance counters. In TACS, pages 17--28, 2006.Google Scholar
- J. Munkres. Algorithms for the assignment and transportation problems. Journal of the Society for Industrial and Applied Mathematics, 5(1):32--38, 1957.Google ScholarCross Ref
- R. Rao. Fast and accurate techniques for early design space exploration and dynamic thermal management of multi-core processors. PhD thesis, Arizona State University, 2008.Google Scholar
- R. Rao and S. Vrudhula. Performance optimal processor throttling under thermal constraints. In Proc. CASES, pages 257--266, 2007. Google ScholarDigital Library
- R. Rao and S. Vrudhula. Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors. In Proc. ICCAD, pages 537--542, 2008. Google ScholarDigital Library
- Y. Taur. CMOS design near the limit of scaling. IBM J. Res. and Dev., 46(23):213--222, 2002. Google ScholarDigital Library
- S. Zhang and K. S. Chatha. Approximation algorithm for the temperature-aware scheduling problem. In Proc. ICCAD, pages 281--288, 2007. Google ScholarDigital Library
Index Terms
- Throughput optimal task allocation under thermal constraints for multi-core processors
Recommendations
Throughput of multi-core processors under thermal constraints
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and designWe analyze the effect of thermal constraints on the performance and power of multi-core processors. We propose system-level power and thermal models, and derive expressions for (a) the maximum number of cores that can be activated, with and without ...
Frequency planning for multi-core processors under thermal constraints
ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & DesignThe objectives of this paper are (1) to develop a frequency planning methodology that maximizes the total performance of multi-core processors and that limits their maximum temperature as specified by the design constraints; and (2) to establish the ...
Analytical results for design space exploration of multi-core processors employing thread migration
ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & DesignMigrating threads away from the hot cores in a multicore processor allows them to operate at up to higher speeds. While this technique has already attracted a lot of research effort, the majority of thread migration studies are simulation-based. ...
Comments