skip to main content
10.1145/1629911.1630141acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Optimum LDPC decoder: a memory architecture problem

Published: 26 July 2009 Publication History

Abstract

This paper addresses a frequently overlooked problem: designing a memory architecture for an LDPC decoder. We analyze the requirements to support the codes defined in the IEEE 802.11n and 802.16e standards. We show a design methodology for a flexible memory subsystem that reconciles design cost, energy consumption and required latency on a multistandard platform. We show results after exploring the design space on a CMOS technology of 65nm and analyze various use cases from the standardized codes. Comparisons among representative work reveal the benefits of our exploration.

References

[1]
T. Brack, M. Alles, T. Lehnigk-Emden, F. Kienle, N. Wehn, N. E. L'Insalata, F. Rossi, M. Rovini, and L. Fanucci. Low Complexity LDPC Code Decoders for Next Generation Standards. In Proc. of the Conference on Design, Automation and Test in Europe, pages 331--336, San Jose, USA, 2007.
[2]
J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X. Hu. Reduced-Complexity Decoding of LDPC Codes. IEEE Trans. Comms., 53:1288--1299, August 2005.
[3]
J. Dielissen and A. Hekstra. Non-fractional Parallelism in LDPC Decoder Implementations. In Proc. 2007 Design, Automation and Test in Europe, Nice, France, 2007.
[4]
R. Gallager. Low-Density Parity-Check Codes. IRE Trans. Inf. Theory, 7:21--28, January 1962.
[5]
IEEE-802.11n. Wireless LAN Medium Access Control and Physical Layer Specifications: Enhancements for Higher Throughput. P802.11n/D3.07, March 2008.
[6]
IEEE-802.16e. Air Interface for Fixed and Mobile Broadband Wireless Access Systems. P802.16e-2005, October 2005.
[7]
P. Keyngnaert, B. Demoen, B. De Sutter, B. De Sus, and K. De Bosschere. Conflict Graph Based Allocation of Static Objects to Memory Banks. Informal proceedings of the First workshop on Semantic, Program Analysis, and Computing Environments, pages 131--142, September 2001.
[8]
M. Mansour. A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes. IEEE Trans. on Signal Processing, 54(11):4376--4392, November 2006.
[9]
M. Rovini, G. Gentile, F. Rossi, and L. Fanucci. A Scalable Decoder Architecture for IEEE 802.11n LDPC Codes. In Proc. of IEEE GLOBECOMM, pages 3270--3274, 2007.

Cited By

View all
  • (2021)Towards an Accurate High-Level Energy Model for LDPC Decoders2021 11th International Symposium on Topics in Coding (ISTC10.1109/ISTC49272.2021.9594187(1-5)Online publication date: 30-Aug-2021
  • (2020)Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware UtilizationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2020.3018048(1-14)Online publication date: 2020
  • (2020)Layered LDPC decoder in-order message access scheduling: a case study2020 IEEE 14th International Symposium on Applied Computational Intelligence and Informatics (SACI)10.1109/SACI49304.2020.9118787(000193-000198)Online publication date: May-2020
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '09: Proceedings of the 46th Annual Design Automation Conference
July 2009
994 pages
ISBN:9781605584973
DOI:10.1145/1629911
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 July 2009

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. LDPC codes
  2. low power architectures
  3. memory optimization

Qualifiers

  • Research-article

Conference

DAC '09
Sponsor:
DAC '09: The 46th Annual Design Automation Conference 2009
July 26 - 31, 2009
California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2021)Towards an Accurate High-Level Energy Model for LDPC Decoders2021 11th International Symposium on Topics in Coding (ISTC10.1109/ISTC49272.2021.9594187(1-5)Online publication date: 30-Aug-2021
  • (2020)Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware UtilizationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2020.3018048(1-14)Online publication date: 2020
  • (2020)Layered LDPC decoder in-order message access scheduling: a case study2020 IEEE 14th International Symposium on Applied Computational Intelligence and Informatics (SACI)10.1109/SACI49304.2020.9118787(000193-000198)Online publication date: May-2020
  • (2019)A novel application of breadth first algorithm for achieving collision free memory mappingPLOS ONE10.1371/journal.pone.021949014:8(e0219490)Online publication date: 15-Aug-2019
  • (2019)Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards MitigationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2018.288425266:4(1643-1656)Online publication date: Apr-2019
  • (2015)Reducing the Dissipated Energy in Multi-standard Turbo and LDPC DecodersCircuits, Systems, and Signal Processing10.1007/s00034-014-9915-134:5(1571-1593)Online publication date: 1-May-2015
  • (2014)VLSI Implementation of a Non-Binary Decoder Based on the Analog Digital Belief PropagationIEEE Transactions on Signal Processing10.1109/TSP.2014.233080462:15(3965-3975)Online publication date: Aug-2014

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media